rfFrameBuffer_fta64

robfinch<remove>@finitron.ca

Table of Contents

Overview

rfFrameBuffer_fta64 is a bitmapped display controller circuit supporting multiple display formats. Both the display resolution and color depth may be controlled. The controller acts as a bus master to render a display from memory and as a bus slave to accept display format information from a processing core. Video display memory is external to the core. The core has pixel plot and pixel fetch capability. The core contains an address mapper allowing non-contiguous memory pages to be used.

The core has an optional internal sync signal generator, if not used then externally generated sync and blanking signals must be supplied.

Features

- controllable horizontal and vertical resolution in terms of video clocks and scanlines.
- scanline buffering, minimizes display memory bandwidth
- independent bitmap and display window sizes
- four different pixel encoding formats (8, 16, 24 and 32 bits per pixel)
- 128-bit wide master memory bus
- 64-bit wide bus slave
- address mapping, may use up to 128MB for display memory
- two buffer addresses to allow page flipping
- pixels accessed via strips.
- independent video, bus master and bus slave clocks.
- synchronizes to externally supplied horizontal and vertical sync pulses, or may use internal sync
- pixel plot and pixel fetch
- asynchronous bus interface (FTA bus)
- device configuration port interface

Definitions:

Clocks

The controller uses three independent clocks. These are the video pixel clock, the FTA bus master clock, and the FTA bus slave clock. It is assumed that the slave port will be connected to some sort of processor, and the master port will be connected as a DMA port.

Display Format

The display format is completely programmable. There are register settings that allow the number of horizontal and vertical pixels to be controlled. This controller relies on an external sync generator or the internal sync generator if present. The display generated is relative to the positive edge of the horizontal and vertical synchronization signals. If necessary the position of the display may be altered by adjusting the display window position.

Pixel Plot / Fetch

The controller features pixel plot and pixel fetch capability. Since pixels for some resolutions fit unevenly into a memory strip it can be tricky and time consuming to use a software only solution

to pixel plotting and fetching. The core reduces the software overhead involved when displaying a pixel onscreen.

Raster Compare

The controller includes a raster line comparator capable of generating interrupts when the raster scan line matches the value in the compare register.

Interrupts

The controller may generate an interrupt based on a raster line compare.

Device Configuration Port

The device configuration port allows the base address of the device registers to be set and also allows selection of the interrupt request line. The configuration port also provides information on the device type.

Operation

Buffering

The controller ping-pongs between two fifos to buffer information for the display. While a scanline is being displayed from a fifo, data is simultaneously loaded into a second fifo. At low resolutions data for a display line may be fetched across multiple scanlines. Data fetches may occur infrequently which allows the primary cpu to have access to more memory bandwidth.

It is expected that the controller is connected to a system streaming read buffer.

Block Diagram



Config Space

A 256-byte config space is supported. The config space is addressed with geographical addressing responding according to the CFG_BUS, CFG_DEVICE, and CFG_FUNC settings in the config address space.

Regno	Width	R/W	Moniker	Description		
000	32	RO	REG_ID	Vendor and device ID		
004	32	R/W				
008	32	RO				
00C	32	R/W				
010	32	R/W	REG_BAR0	Base Address Register		
014	32	R/W	REG_BAR1	Base Address Register		
018	32	R/W	REG_BAR2	Base Address Register		
01C	32	R/W	REG_BAR3	Base Address Register		
020	32	R/W	REG_BAR4	Base Address Register		
024	32	R/W	REG_BAR5	Base Address Register		
028	32	R/W				
02C	32	RO		Subsystem ID		
030	32	R/W		Expansion ROM address		
034	32	RO				
038	32	R/W		Reserved		
03C	32	R/W		Interrupt		
040 to 0FF	32	R/W		Capabilities area		

REG_BAR0 defaults to $FED70001 which is used to specify the address of the controller's registers in the I/O address space.

The controller will respond with a memory size request of 4MB (0xFFC00000) when BAR0 is written with all ones.

Parameters

CFG_VENDOR_ID defaults to zero

CFG_DEVICE_ID defaults to zero

CFG_BUS defaults to zero

CFG_DEVICE defaults to zero

CFG_FUNC defaults to zero

- Config parameters must be set correctly. CFG device and vendors default to zero.

Control Registers:

Regno	Width	R/W	Moniker	Description		
000	64	R/W	REG_CTRL	Master Control Register		
008	64	R/W	REG_REFDLEAY	Reference delay		
010	64	R/W	REG_PAGE1ADDR	Page one memory address		
018	64	R/W	REG_PAGE2ADDR	Page two memory address		
020	64	R/W	REG_PXYZ	pixel x,y,z co-ordinate		
028	64	R/W	REG_PCOLCMD	pixel color and command		
[1]040	64	W	REG_TOTAL	Total horizontal and vertical clocks and scans		
[1]048	64	W	REG_SYNC_ONOFF	vertical and horizontal sync on/off times		
[1]050	64	W	REG_BLANK_ONOFF	vertical and horizontal blank on/off times		
[1]058	64	W	REG_BORDER_ONOFF	vertical and horizontal border on/off times		
060	64	W	REG_RASTER_CMP	raster scanline compare		
068	64	R/W	REG_BITMAP	size of bitmap		
070	64	R/W	REG_OOB_COLOR	out-of-bitmap-bounds color		
078	64	R/W	REG_WINDOW	Window position on bitmap		
080	64	R/W	REG_IRQ_MSGADR	IRQ message address		
088	64	R/W	REG_IRQ_MSGDAT	IRQ message data		
$800 to $9F8	64	R/W	REG_PALETTE1	Color palette used when the color depth is 00 (eight bits per pixel).		
$A00 to $BF8	64	R/W	REG_PALETTE2	Second color palette used when the color depth is 00 (eight bits per pixel).		

1. Sync generator registers are present only if INTERNAL_SYNC_GEN is defined.

Address Mapping Registers (REG #4000 to 7FF8)

Address mapping registers map a 27-bit frame buffer virtual address to a 64-bit physical address. The maximum memory size supported by the controller is then 128MB. Memory pages are 64kB in size. The lower 16-bits of the frame buffer address are output as the low order 16-bits of the bus master address. The upper 11-bits of the frame buffer virtual address are used as an index into a 2048 entry mapping table. The output of the mapping table is used to drive the upper bits of the physical address. The number of bits for the physical address is specified with the PHYS_ADDR_BITS parameter which defaults to 32.

Regno	Width	R/W	Moniker	Description		
4000	52	R/W		Page #0		
4008	52	R/W		Page #1		
…	52	R/W		Page #2 to 2046		
7FF8	52	R/W		Page #2047		

Master Control Register (REG #00h)

This register contains bits that control the bitmap controller.

BitNo		Description
0	On/off	Turns the display controller on=1 or off=0, default is 1
9-8	Color Depth	This register identifies the number of bits used per pixel
		9-8 | Color Depth 00 | 8 bits per pixel (RGB(3,3,2) (256 color) or color palette lookup 01 | 16 bits per pixel (RGB(5,5,5) (32k color) 10 | 24 bits per pixel (RBG(8,8,8) (16M color) 11 | 32 bits per pixel (RGB(10,10,10) (1G color)
11-10	-	reserved
12	greyscale	This bit enables greyscale mode when the color depth is 8 bpp.
18-16	hres	Horizontal resolution control 18-16 | 000 | Not Supported 001 | 1 video clocks per pixel 010 | 2 video clocks per pixel 011 | 3 video clock per pixel
22-20	vres	Vertical resolution control 22-20 | 001 | 1 scanlines per pixel 010 | 2 scanlines per pixel 100 | 4 scanline per pixel 000 | Not Supported
24	Page	This bit controls which memory page address is used. Default is 0.
28-25	Pals	This bit controls which palette is in use. Default is 0.
59-48	Map	Period of memory requests in bus master clock cycles (default 0)

Map

This register allows control over when a pixel strip is requested from memory. It may be used to allow other devices to access memory in between the read of pixel strips. Normally the controller requests one strip after another in a continuous fashion until the number of strips required for the scan-line is met. Setting this register can be used to create space between the accesses. The access period should be set short enough to allow the controller to read all strips before they are required or display problems may occur.

Example:

Using 8 bits per pixel and horizontal resolution of divide by two (683 pixels per line). There are 16 pixels in a 128-bit strip. So, 43 strips must be read from memory during the scanline. Assume there are 1575 memory bus clock cycles per scan line. Then the average rate a pixel strip must be read is 1575 / 43 = 36.9 clocks. Rather than set the period to 36 it's better to round down a bit so a value of 32 is used. Setting this value would allow other devices to access memory in between the pixel strip reads.

Ref Delay (REG #08h)

Bits		
15 to 0	left	Horizontal reference delay (default $FF39)
31 to 16	top	Vertical reference delay (default $FFEA)
47 to 32		reserved
63 to 48		reserved

The reference delay registers may be used to control the position of the bitmap on the screen. The horizontal reference delay is relative to the rising edge of the horizontal sync pulse. The vertical reference delay is relative to the rising edge of the vertical sync pulse. Typically, a small negative value is required for these registers to generate a proper display.

Page One Address (REG #10h)

Bits		
63 to 0	PAGE1ADDR	The memory location of the first bitmap page, IO virtual address

Page Two Address (REG #18h)

Bits		
63 to 0	PAGE2ADDR	The memory location of the second bitmap page, IO virtual address

The memory locations of the bitmap pages should be 16 byte aligned.

Pixel X,Y,Z Co-ordinate Register (REG #20h)

Bits	Name	Description
15 to 0	PX	Pixel X Co-ordinate
31 to 16	PY	Pixel Y Co-ordinate
39 to 32	PZ	Pixel Z Co-ordinate

Pixel coordinates allow getting or setting a pixel within the bitmap.

Pixel Color / Command Register (REG #28h)

Bits	Name	Description
1 to 0	PCMD	Pixel command 00 = no command / not busy 01 = fetch pixel color 10 = plot pixel 11 = not used
11 to 8	ROP	Raster Operation 0000 = black – set pixel to black; ignores color register 0001 = copy – set pixel to color register value 0010 = invert – invert pixel color bits; ignores color register 0100 = and – perform bitwise and of target pixel and color 0101 = or 0110 = xor 1111 = white – set pixel to white; ignores color register
47 to 16	COLOR	Pixel Color

The pixel command register is used to plot or fetch pixels to/from memory. To plot a pixel first set the pixel co-ordinates in the PX, PY, PZ registers and the pixel color register (REG #28h). Then plot command bits are set in this register. In order to fetch a pixel set the co-ordinates and fetch command in this register, then read the color register. After a plot or fetch command is issued the register should be polled to ensure that the command has had time to complete. The command bits will read back as 00 if the command has completed. The controller waits until there is an opportunity to perform the command during the scan-line fetch process. The pixel plot operation is performed according to the specified raster operation. The raster operation bits are write-only and read back as zero.

Only as many bits as required to represent the color for a given color depth need to be used in this register. For example, if the color depth is eight bits per pixel only the least significant eight bits of the color portion of the register should be set.

Palette Registers (REG $800 to $BF8)

The palette registers map a eight-bit color code from memory into a 32-bit RGB (10,10,10) value. There are two color palettes available, which palette is in use is controlled by the pals bit in CTRL.

Horizontal and Vertical Total (REG $040)
These registers may be locked.

The default configuration is for an 800x600 display with a 40 MHz clock.

Bits		
11 to 0	hTotal	The total number of dot clocks in the horizontal scan line. - default 1056
27 to 16	vTotal	The total number of scan lines in the display – default 628
63 to 32	sgLock	Write code $A1234567 to unlock sync generator registers Write code $7654321A to lock sync generator registers On reset the sync generator registers are locked.

Sync On / Off (REG $048)
These registers may be locked.

Bits		
11 to 0	hSyncOff	The horizontal count at which hSync should be turned off – default 168
27 to 16	hSyncOn	The horizontal count at which hSync should be turned on – default 40
43 to 32	vSyncOff	The scan line count at which vSync should be turned off – default 5
59 to 48	vSyncOn	The scan line count at which vSync should be turned on – default 1

Blank On / Off (REG $050)
These registers may be locked.

Bits		
11 to 0	hBlankOff	The horizontal count at which hBlank should be turned off – default 252
27 to 16	hBlankOn	The horizontal count at which hBlank should be turned on – default 1052
43 to 32	vBlankOff	The scan line count at which vBlank should be turned off – default 28
59 to 48	vBlankOn	The scan line count at which vBlank should be turned on – default 628

Border On / Off (REG $058)
These registers are not subject to locking.

Bits		
11 to 0	hBorderOff	The horizontal count at which hBorder should be turned off – default 256
27 to 16	hBorderOn	The horizontal count at which hBorder should be turned on – default 1056
43 to 32	vBorderOff	The scan line count at which vBorder should be turned off – default 28
59 to 48	vBorderOn	The scan line count at which vBorder should be turned on – default 628

Raster Compare (REG $060)
These registers are not subject to locking.

Bits		
11 to 0	vertical count	The vertical counter value at which a scan-line interrupt should occur.
62 to 11	reserved	not used
63	clear irq	Set this bit to clear an outstanding interrupt. Bit automatically clears.

The vertical count may be set to a value greater than the number of scan-lines produced by the sync generator, in which case the raster compare will always be false. This may be used to disable the compare.

Bitmap Size (REG $068)

Bits		
15 to 0	width	The width of the bitmap in pixels.
47 to 32	height	The height of the bitmap in pixels.

The bitmap size is independent of the display window.

OOB COLOR (REG $070) – Out-of-Bounds Color

Bits		
31 to 0	color	The color displayed when the window area is out of the bounds of the bitmap. Only as many bits as needed for the color depth are used.
63 to 32	reserved	

Window (REG #78h)

Bits		
11 to 0	Width	The number of pixels displayed horizontally on screen (default 400)
27 to 16	Height	The number of pixels displayed vertically on screen (default 300)
47 to 32	Left	First pixel displayed from bitmap relative to left edge (default 0)
63 to 48	Top	First pixel displayed from bitmap relative to top edge (default 0)

The window control register determines what part of the bitmap appears on-screen. The bitmap may be much larger than, or smaller than the window display area.

The number of pixels displayed depends on both the horizontal resolution setting and the video mode used. For example, if a 1366x768 display mode is used and the horizontal resolution is set to divide by four, then the horizontal setting of this register should be set to 340. (1366 / 4 rounded).

IRQ Message Address (REG $080)

Bits		
63 to 0	msg address	Address to write interrupt message to.

IRQ Message Data (REG $088)

Bits		
63 to 0	msg data	Data to write to interrupt message address.

Port Signals

The slave port is 64-bit. The master port is 128-bit.

Name	Width	I/O	
rst_i	1	i	This active high signal resets the core and WISHBONE bus interfaces
s_clk_i	1	i	Clock signal for slave peripheral interface
cs_config_i	1	i	circuit select for configuration space
cs_io_i	1	i	circuit select for io address space
s_req_i		i	FTA bus 64-bit slave request port
s_resp_o		o	FTA bus 64-bit slave response port
m_req_o		o	FTA bus 128-bit bus request port
m_resp_i		i	FTA bus 128-bit bus response port
m_clk_i	1	i	clock signal for bus master interface
dot_clk_i	1	i	This is the video clock input
hsync_i	1	i	This is an externally supplied horizontal sync signal
vsync_i	1	i	This is an externally supplied vertical sync signal
blank_i	1	i	video blanking indicator
rgb_i	32	i	RGB(10-10-10) input
rgb_o	32	o	color output video data in RGB (10-10-10) format
xonoff_i	1	i	externally supplied on/off signal for core

Pixel Layouts in Memory

The bitmap controller reads memory in 128-bit strips on its bus master port. A number of whole pixels are fit into each strip. The number of pixels in a strip does not always work out evenly, in which case there are left over bits in the strip.

The bitmap controller always reads whole 128-bit strips of memory. If the number of strips for a scanline does not work out evenly, a whole strip is still read for the last set of pixels. However only the pixels required to meet the number of pixels on the scan line are displayed. For instance, if the horizontal resolution is 676 pixels, and 8 bpp color depth is chosen then 42.25 strips are needed for the horizontal display. So, 43 strips are read, and only 4 pixels from the last strip are displayed. The display will begin the next scanline with the next whole memory strip.

8 bits per pixel layout = 16 pixels in a 128-bit strip, with no unused bits left over.



16 bits per pixel layout = 8 pixels in a 128-bit strip, with no unused bits left over.



24 bits per pixel layout = 5 pixels in a 128-bit strip, with 8 bits left over.



32 bits per pixel layout = 4 pixels in a 128-bit strip, with no unused bits left over.



RGB Formats

8 bits per pixel

Eight bits per pixel modes read the color RGB value from the color palette. Color palette values are stored as 32-bit RGB (10,10,10) values.

16 bits per pixel – RGB (5,5,5)

Z	R (4 to 0)		G (4 to 0)		B (4 to 0)	
15	14	10	9	5	4	0

24 bits per pixel – RGB (8,8,8)

24 bits per pixel represents close to the maximum number of colors the human eye can see.

R (7 to 0)		G (7 to 0)		B (7 to 0)	
23	16	15	8	7	0

32 bits per pixel – RGB (10,10,10)

At 32 bits per pixel the least significant bit of the Z component is ignored.

Z (1 to 0)	R (9 to 0)		G (9 to 0)		B (9 to 0)	
31 30	29	20	19	10	9	0

FTA Bus

Finitron Asynchronous bus is an asynchronous bus protocol meaning that a request is independent of a response; there are separate request and response busses. As a slave device the controller accepts a request, processes the request, then sends back a response on the response bus. The request may contain data for a write operation, or simply an address for a read operation. The response may contain data that is read or just an ack.

The bus request port has several signals commonly associated with a device bus, including address, data, write enable, and bus valid signals. The bus master does not hold the bus request signals active while waiting for a response from the slave. It puts a request pulse on the bus. It may send out multiple bus requests to different slave devices before receiving any responses back.

The bus makes use of transactions id's which are generated by the bus master, and echoed back to the bus master by the slave.

A full description of the bus is outside of the scope of this document.