

SGMII

This document describes interfaces and design of SGMII Core

1. Overview

This core implements Physical Coding Sublayer of 1000BaseX transmission (IEEE 802.3 Clause36 and 37). This core can also be used for SGMII interface as this interface leverages 1000BaseX PCS. The differences between the 2 protocols are Link-timer and the control information exchanged during Auto-negotiation process .

2. Interface

Tranceiver Interface	
input i_SerRx, output o_SerTx, input i_CalClk, input i_RefClk125M, input i_ARstHardware_L,	This interface requires 125MHz reference clock and 50MHz Calibration Clock to feed to Transceiver. o_SerTx and i_SerRx are Transmit and Receive line of the transceiver. i_ArstHardware_L is to be connected to hardware reset line.
Local BUS interface	
Wishbonebus, single transaction mode (non-	
pipeline slave)	
input i_Cyc, input i_Stb, input i_WEn, input [31:00] i32_WrData, input [07:00] iv_Addr, output [31:00] o32_RdData, output o_Ack,	This wishbone interface is to configures registers such as mode, link-timer or speed
input i_Mdc,	Mdio clause 22 interface, not supported yet
inout io_Mdio,	
Link Status	
output o_Linkup, output o_ANDone, output [1:0] o2_SGMIISpeed, output o_SGMIIDuplex,	Link-up is asserted after the synchronization is acquired. AN_Done is asserted after auto-negotiation process is done. SGMIISpeed encodes speed of SGMII mode: 10b: 1000Mbps 01b: 100Mbps 00b: 10Mbps (not supported) SGMIIDuplex, this core only support full duplex mode.
GMII Interface	
input [07:00] i8_TxD, input i_TxEN, input i_TxER, output [07:00] o8_RxD, output o_RxDV, output o_RxER, output o_GMIIClk, output o_MIIClk, output o_Col, output o_Crs	Standard GMII interface GMIIClk output 125MHz clock output by the tranceiver. MIIClk output 25MHz clock used in 100Mbps mode.

2.1. Registers

The registers in the cores are accessed through 32-bit bus. Therefore registers are mapped into Double-word address although each register is only 16-bit. The 16 most significant bits are always zeros.

Bit	Name	Offset	Default	Description
	Control Registers	0x00		
5:0	Reserved	R/W	5'b0	Not used
6	MSB Speed Selection	R/W	0	From Table 22-7 (IEEE 802.3-2008-Section2) 0.6 0.13 1
7	Collision Test	R/W	1'b0	Not support
8	Duplex Mode	R/W		Only full duplex mode is supported, this bit has no effect
9	Auto-nego Restart	R/W SC	1'b0	Restart autonegotiation process. This bit is self cleared.
10	Isolate	R/W	1'b0	Not supported
11	PowerDown	R/W	1'b0	To power down the tranceiver, this bit goes directly to powerdown pin of transceiver. Use with care. This feature has not been tested yet.
12	ANEnable	R/W	1'b0	Enable auto negotiation
13	LSB Speed Selection	R/W	1'b0	LSB of bit selection
14	Loopback	R/W	1'b0	Enable/Disable Loopback mode (not tested)
15	Reset	R/W/SC	1'b0	Write '1' to Soft-Reset the whole module
31:16	Reserved	RO		Zeros

Bit	Name	Offset	Default	Description
	Status	0x04		
	Register			
1:0		RO	2'b00	
2	Sync Status	RO	1'b0	Status of Synchronization process
				1: Synchronization has been done.
				0: Rx can't sync to the incoming bit stream
4:3		RO	2'b00	2'b01
5	AN	RO	1'b0	Autonegotiation is done
	complete			
31:6		RO	26'h0	Zeros

Bit	Name	Offset	Default	Descript	on			
	Local	0x10				ets the	advertised capability of	local link.
	Advertise			Some bits are used in 1000BaseX, some are used in SGMII				
	d Ability			Mode, some are used in both.				
	-			1000Bas	1000BaseX mode			
4:0								
6:5				Only sup	ports	Full Du	plex mode	
7				Pause				
8				Asymetr	ic dir			
						Table 37–2	2—Pause encoding	
				PAUSE (D	7) ASI	M_DIR(D8)	Capability	\neg
				0		0	No PAUSE	
				0		1	Asymmetric PAUSE toward link partner	
				1		0	Symmetric PAUSE	
				1		1	Both Symmetric PAUSE and Asymmetric PAUSE toward local device	
11.10	CCNAII			Connection	1 4 *.	- CCN 411	l	
11:10	SGMII			Speed select in SGMII mode				
	Speed			Encoding:				
				10: 1000Mbps				
				01: 100Mbps				
				00: 10M	•			
12	SGMII						mote fault bit 1	
	Duplex/			SGMII Mode: Duplex mode				
	Remote							
	Fault 1			_				
13	Remote			Table 37–3—Remote Fault encoding				
	Fault 2							
				RF1	RF2		Description	
				0	0		r, link OK (default)	
				0	1	Offline		
				1	0	Link_Fa	nilure	
				1	1	Auto-Ne	egotiation_Error	
				T. I.I. 67		1272		
4.5	A -1 1-11			Table 37	-3 and	13/-2†	rom IEEE 802.3-2008 Se	ection 3.
14	Ack bit							
15	1'b0							

Link Par	tner capa	bility				
0x14		Link Partner	Capability advertised by	y Link Partner. The values change		
		capability	with mode of operation	ns		
			1000BaseX mode	SGMII mode		
	0	reserved	1'b0	1'b1		
	1	reserved	1'b0	1'b0		
	2	reserved	1'b0	1'b0		
	3	reserved	1'b0	1'b0		
	4	reserved	1'b0	1'b0		
	5	FD	Full Duplex	1'b0		
	6	HD	Half Duplex	1'b0		
	7	PS1	Pause	1'b0		
	8	PS2	ASM_DIR	1'b0		
	9			1'b0		
	10	Speed0		Speed Bit 0		
	11	Speed1		Speed Bit 1. Encoding:		
				10: 1000Mbps		
				01: 100Mbps		
				00: 10Mbps		
	12	RF1	Remote fault 1	1: Full Duplex		
				0: Half Duplex		
	13	RF2	Remote fault 2			
	14	Ack Bit		SGMII Mode, sent from PHY		
				to Mac		
				1: Link Up		
				0: Link Down		
	15	Link State				
	31:16	Reserved				
0x20	16	Link Timer 1	Least Significant 16-bit			
0x24	16	Link Timer 2	Most Significant 5 bit of			
				ers from 21 bit timer which is run by		
			<u> </u>	value of this register to smaller value		
				during simulation to speed up simulation process.		
0x28	16	Scratch	Scratch register to test			
0x7C	16	Mode	4 600 111			
	0	SGMII	1: SGMII mode			
			0: 1000BaseX mode			
				utonegotiation process and		
	1	Dhu	capability resolution	Cida i a kuamanaikkikual		
	1	Phy		Side, i.e. transmit the control		
			information.	Side i a receive the control		
				Side, i.e receive the control		
	7	Lico Local	information and send a			
	2	Use Local		Side, the speed and duplex by		
		Config		partner's "advertised" information. If		
			•	nd Duplex are set by control bits 6,13		
			and 8.			

Architectures

3. Revision History

Date	Author		Description
		Revision	
	Jeff	1.0	Core is in verification state