

**SGMII** 

This document describes interfaces and design of SGMII Core

### 1. Overview

This core implements Physical Coding Sublayer of 1000BaseX transmission (IEEE 802.3 Clause36 and 37). This core can also be used for SGMII interface as this interface leverages 1000BaseX PCS. The differences between the 2 protocols are Link-timer and the control information exchanged during Auto-negotiation process .

### 2. Interface

Tranceiver Interface	
input i_SerRx, output o_SerTx, input i_CalClk, input i_RefClk125M, input i_ARstHardware_L,	This interface requires 125MHz reference clock and 50MHz Calibration Clock to feed to Transceiver.  o_SerTx and i_SerRx are Transmit and Receive line of the transceiver.  i_ArstHardware_L is to be connected to hardware reset line.
Local BUS interface	
Wishbonebus, single transaction mode (non-	
pipeline slave)	
input i_Cyc, input i_Stb, input i_WEn, input [31:00] i32_WrData, input [07:00] iv_Addr, output [31:00] o32_RdData, output o_Ack,	This wishbone interface is to configures registers such as mode, link-timer or speed
input i_Mdc,	Mdio clause 22 interface, not supported yet
inout io_Mdio,	•
Link Status	
output o_Linkup, output o_ANDone, output [1:0] o2_SGMIISpeed, output o_SGMIIDuplex,	Link-up is asserted after the synchronization is acquired.  AN_Done is asserted after auto-negotiation process is done.  SGMIISpeed encodes speed of SGMII mode: 10b: 1000Mbps 01b: 100Mbps 00b: 10Mbps (not supported)  SGMIIDuplex, this core only support full duplex mode.
GMII Interface	
input [07:00] i8_TxD, input i_TxEN, input i_TxER, output [07:00] o8_RxD, output o_RxDV, output o_RxER, output o_GMIIClk, output o_MIIClk, output o_Col, output o_Crs	Standard GMII interface GMIIClk output 125MHz clock output by the tranceiver. MIIClk output 25MHz clock used in 100Mbps mode.

## 2.1. Registers

The registers in the cores are accessed through 32-bit bus. Therefore registers are mapped into Double-word address although each register is only 16-bit. The 16 most significant bits are always zeros.

Bit	Name	Offset	Default	Description
	Control Registers	0x00		
5:0	Reserved	R/W	5'b0	Not used
6	MSB Speed Selection	R/W	0	From Table 22-7 (IEEE 802.3-2008-Section2)  0.6  0.13  1
7	Collision Test	R/W	1'b0	Not support
8	Duplex Mode	R/W		Only full duplex mode is supported, this bit has no effect
9	Auto-nego Restart	R/W SC	1'b0	Restart autonegotiation process. This bit is self cleared.
10	Isolate	R/W	1'b0	Not supported
11	PowerDown	R/W	1'b0	To power down the tranceiver, this bit goes directly to powerdown pin of transceiver. Use with care. This feature has not been tested yet.
12	ANEnable	R/W	1'b0	Enable auto negotiation
13	LSB Speed Selection	R/W	1'b0	LSB of bit selection
14	Loopback	R/W	1'b0	Enable/Disable Loopback mode (not tested)
15	Reset	R/W/SC	1'b0	Write '1' to Soft-Reset the whole module
31:16	Reserved	RO		Zeros

Bit	Name	Offset	Default	Description
	Status	0x04		
	Register			
1:0		RO	2'b00	
2	Sync Status	RO	1'b0	Status of Synchronization process
				1: Synchronization has been done.
				0: Rx can't sync to the incoming bit stream
4:3		RO	2'b00	2'b01
5	AN	RO	1'b0	Autonegotiation is done
	complete			
31:6		RO	26'h0	Zeros

Bit	Name	Offset	Default	Descripti	on			
	Local	0x10		This regis	ster se	ets the	advertised capability of I	ocal link.
	Advertise			Some bit	Some bits are used in 1000BaseX, some are used in SGMII			
	d Ability			Mode, so	Mode, some are used in both.			
				1000Bas	1000BaseX mode			
4:0								
6:5				Only sup	ports	Full Du	plex mode	
7				Pause				
8				Asymetri	c dir			
						Table 37–2	2—Pause encoding	
				PAUSE (D'	7) ASI	M_DIR(D8)	Capability	7
				0		0	No PAUSE	7
				0		1	Asymmetric PAUSE toward link partner	
				1		0	Symmetric PAUSE	
				1		1	Both Symmetric PAUSE and Asymmetric PAUSE toward local device	
11:10	SGMII			Spood so	loct in	2 CCMIII	Imada	
11:10				Speed se Encoding		i SGIVIII	rmode	
	Speed			_				
				10: 1000Mbps				
				01: 100Mbps 00: 10Mbps				
12	SGMII				•	ndo: Bo	mata fault hit 1	
12	Duplex/			1000BaseX mode: Remote fault bit 1				
	Remote			SGMII Mode: Duplex mode				
	Fault 1							
13	Remote			_				
13	Fault 2			Tal	ble 37-	-3—Ren	note Fault encoding	
	. daic 2			RF1	RF2		Description	
				0	0	No error	r, link OK (default)	
				0	1	Offline		
				1	0	Link Fa	ailure	
				1	1		egotiation_Error	
					_	1	-0	
				Table 37	-3 and	d 37-2 f	rom IEEE 802.3-2008 Sec	tion 3.
14	Ack bit							
15	1'b0							

Bit	Name	Offset	Default	Description	
	Link	0x14		Capability advertised by Link	Partner. The values change
	Partner			with mode of operations	
	capability				
				1000BaseX mode	SGMII mode
0	reserved			1'b0	1'b1
1	reserved			1'b0	1'b0
2	reserved			1'b0	1'b0
3	reserved			1'b0	1'b0
4	reserved			1'b0	1'b0
5	FD			Full Duplex	1'b0
6	HD			Half Duplex	1'b0
7	PS1			Pause	1'b0
8	PS2			ASM_DIR	1'b0
9					1'b0
10	Speed0				Speed Bit 0
11	Speed1				Speed Bit 1. Encoding:
					10: 1000Mbps
					01: 100Mbps
					00: 10Mbps
12	RF1			Remote fault 1	1: Full Duplex
					0: Half Duplex
13	RF2			Remote fault 2	
14	Ack Bit				SGMII Mode, sent from
					PHY to Mac
					1: Link Up
					0: Link Down
15	Link State				
31:16	Reserved				

Bit	Name	Offset	Default	Description
15:0	Link Timer 1	0x20		Least Significant 16-bit of Link Timer
	Link Timer 2	0x24		
4:0				Most Significant 5 bit of Link Timer
				Together these 2 registers from 21 bit timer which is run
				by 8-ns clock. Change the value of this register to smaller
				value during simulation to speed up simulation process.
15:0	Scratch	0x28		Scratch register to test

Bit	Name	Offset	Default	Description
	Mode	0x7C		
0	SGMII			1: SGMII mode
				0: 1000BaseX mode
				The 2 modes differ in autonegotiation process and
				capability resolution
1	Phy			1: Use as in SGMII Phy Side, i.e. transmit the control
				information.
				0: Use as in SGMII Mac Side, i.e receive the control
				information and send ack bit
2	Use Local			For SGMII Mode – Mac Side, the speed and duplex by
	Config			default are set by Link-partner's "advertised"
				information. If set to "1", the Speed and Duplex are set
				by control bits 6,13 and 8.

## 2.2. Architectures

# 3. Revision History

Date	Author	Core's Revision	Description
	Jeff	1.0	Core is in verification state