# Test Bench for CCounterLevel

## **Core description**

The core *CCounterLevel* is a counter clocked at each step, i.e. at FPGA clock. The *level* of the inputs will control the counter operation, Ex: if *iUp* is 1 then the counter counts up.


### **Test bench**

This test bench uses the *signal editor* and the *signal viewer* to test the core. The test will be done in single step simulation. Follow the instructions to:

- Create signals in the "Signal Editor"
- Execute with the "Single Step" function (F8)
- Use the "Watch Window" in single step mode
- View the result in the "Signal Viewer"

#### **Description**


The *Signal Editor* is an Excel like spreadsheet to edit the input signals and view the output signals, including the events. The signal editor saves its information in a *.evdoc* file. During simulation, the signals are read from an input event file (*.evi*) and written to an output event file (*.evo*). After simulation, the *Signal Editor* is used to view the resulting output signals.



Then, the **Signal Viewer** will display the signal in the more common temporal view, with digital or analog representation. The signal viewer is **GTK Wave** and it uses **.vcd** (value change dump) files.

#### The psC test program


The test program consists of a single component, the core to be tested, and IO connections. The counter operation is controlled by the level of the inputs.



- 1) Double-click on *Counter.rpj* to start Novakod Studio.
- 2) Double-click on the *main* component to view the schematic.
- 3) Double-click on the *CCounterLevel* component to view the counter code.
- 4) Right-click on *Targets* to view the target. The *Target Type* is *Auto (Event files)* indicating that simulation will use *.evi* and *.evo* event files.

RIDE	×
Target Name Simulation	
Board Support Package	
Novakod Virtual Board	•
<ul> <li>Simulation</li> <li>FPGA Implementation</li> </ul>	Select RVM
Target Type	
Auto (Event files)	-
API Options	

5) Expand *Targets* then *Simulation*, you should see the two event files:



# Viewing and editing input signals

The signals are already set, but you can change them as you wish.

6) Double-click on *targets\Simulation.evi* to start the *Signal Editor*.

As you can see, the signal iUp is 1 from step 0 to step 10, therefore the counter should count up to 11. You can easily interpret the other signals to predict the counter value. If you change the signals, don't forget to save.

	nulation.evdoc - No Edit View Forma					- 0	×
		👗 🖻 💼	-		🖷 🗁 💼 🎙	1	
	Α	В	С	D	E	F	
1	Port Name	iReset	iUp	iDown	iLoad	iLoadValue	oV
2	Port Type	bit	bit	bit	bit	ubyte	ub
3	Step	Normal	Normal	Normal	Normal	Normal	Norr
4	Initial	0	1	0	0	2	
5	1						
6	2						
7	3						
8	4						
9	5						
10	6						
11	7						
12	8						
13	9						
14	10						
15	11		0	1			
16	12						
17	13						
18	14						
19	15	-		•			
20	16	1		Θ		1	
21	17 18	U	1				
22	18						
23	20						
24 25	20						
25	21						
26	22	1	0		1		
27	23		1		0		
20	24				v		
30	20						
31	20						
32	28						
33	29						
34	30	1	0			1	
35	31	0					
20	22	Ť					

# Compiling and running the test

You are now ready to run and use the *Single Step* execution mode.

- 7) Select the menu  $Run \rightarrow Start Paused$  to begin simulation, accept the build confirmation.
- 8) Right click on each port in the project *Inspect* tab to add them to the *Watch window*.
- 9) You should see the initial values.

Name	Туре	E	Normal	Char	Hex	Bin
PCounterLevel.iReset	bit		Θ		0x0	Θ
PCounterLevel.iUp	bit		1		0x1	1
PCounterLevel.iDown	bit		Θ		0x0	Θ
PCounterLevel.oValue	ubyte		Θ	'\00'	0x00	0000 0000
PCounterLevel.iLoad	bit		Θ		0x0	Θ
PCounterLevel.iLoadValue	ubyte		2	'\02'	0x02	0000 0010

10) The RVM is in pause, and you can execute step by step.

RVM Info	$\times$
State : READY (paused Current step : 0	)

- 11) *For single step, simply type F8.* Repeat until you reach step 30. You will see all the input signals being applied at each step.
- 12) After 30 or more steps, stop the simulation by selecting menu,  $Run \rightarrow Stop$ .

#### View results in signal editor

You are now ready to view the results.

- 13) Double-click on *targets\Simulation.evo*, the *Signal Editor* window starts with the values in *oValue* column.
- 14) Verify the counter operation.

	nulation.evdoc - No Edit View Forma	at Events F					- 🗆
	🎮 🚾 🥩	X 🗈 🛙	ð   🄊 (		P2 2 2 3	📲 🖶 👘	1 🐺 🛛 🕐
	Α	В	С	D	E	F	G
1	Port Name	iReset	iUp	iDown	iLoad	iLoadValue	oValue
2	Port Type	bit	bit	bit	bit	ubyte	ubyte
3	Step	Normal	Normal	Normal	Normal	Normal	Normal
4	Initial	Θ	1	Θ	0	2	Θ
5	1						1
6	2						2
7	3						3
8	4						4
9	5						5
10	6						6
11	7						7
12	8						8
13							9
14	10		~				10
15	11		0	1			11 10
16	12						10 9
17	13						9
18 19	14						° 7
20	15	1		Θ			6
20	10	1	1	U			0
22	18	· ·	-				1
22	19						2
24	20						3
25	20						4
26	22						5
27	23		0		1		6
28	24		1		0		2
29	25		-				- 3
30	26						4
31	27						5
32	28						6
33	29						7
34	30	1	0				8
35	31	Θ					Θ
36	32						

## View results in signal viewer

Novakod Studio integrates the well-known signal viewer called *GTK Wave*.

15) Select menu *File* → *View Signals* or click the shortcut <sup>™</sup>. The GTK Wave windows appears. GTK Wave has been pre-configured to show the desired signals. You can see the inputs and the output in hexadecimal or as an analog signal.

Signals	Г	Wa	ves	;—																												
Time		)		_			100	ns	5		-		200	ns				30	ns	5			400	ns				50	0 n	5		60
iReset =																					1											
iUp=															L																	
iDown=																				1												
iLoad=																												L				
iLoadValue[7:0] =		02																														
oValue_ev=			Î	Î	Î	1	1	Î	1	Î	Î	1		Î.	1	1	1	Î	Î	1	1	1	1	Î	1	1	1	1	Î	Î	1	1 1
oValue[7:0] =		00	01	0:	2 0	3	04	05	06	01		8	09	0A	OB	OA	09	08	07	06	00	01	02	03	04	05	06	02	03	04	05	06 07
oValue[7:0] =	1															1	-															
	:										_						_															
									_											1							_	-				
																														_		1
				_																					1							