Single 14 Segment Display Driver with Limited ASCII Decoder  0.1
Components | Signals | Processes | Instantiations
test Architecture Reference

Processes

PROCESS_0  ( )

Components

decoder_table_dist_rom  <Entity decoder_table_dist_rom>

Signals

Address  std_logic_vector ( 6 downto 0 ) := ( others = > ' 0 ' )
Q  std_logic_vector ( 13 downto 0 )

Instantiations

u1  decoder_table_dist_rom <Entity decoder_table_dist_rom>

The documentation for this class was generated from the following file: