C:\Projects\single-14-segment-display-driver-w-decoder\Project\Lattice_FPGA_Build\impl1\synlog\impl1_fpga_mapper.srr START OF TIMING REPORT Clock Name Req Freq Est Freq Slack DisplayDriverWrapper|clk 1297.0 MHz 1102.5 MHz -0.136