page1
User Counter
Free Counter
Bit Counter
Output Shift Register
Bus
I/F
Input Shift Reg. Data
Module
TDO
Data out
Data in
JSP Module Structure
Available Counter
Bytes free
Data out
Bytes available
Bus Interface Unit
FIFO
UART
registers
FIFO