

# T48 µController Integration Manual

Author: Arnim Läuger arniml@opencores.org

Rev 1.0 December 17, 2006



This page has been intentionally left blank.



#### **Revision History**

Rev.	Date	Author	Description
0.1	19-Jun-2005	A. Läuger	First Draft
0.2	12-Sep-2005	A. Läuger	Added design hierarchy, memory integration,
			I/O interfaces and sample systems.
0.3	31-Oct-2005	A. Läuger	Description of Wishbone Master, added index.
0.4	05-Jul-2006	A. Läuger	Clocking concept revised.
		_	Architectural overview added.
			Description of generic parameter list.
1.0	17-Dec-2006	A. Läuger	T8243 added.



### **Contents**

INTRODUCTION	
ARCHITECTURE	2
CLOCKS	4
PORT LIST	6
GENERIC PARAMETERS	8
MEMORY INTEGRATION	9
I/O INTERFACES	10
T8243 I/O EXPANDER	
1024.7 I/U F/AFAINI/F/N	



#### Introduction

The T48  $\mu$ Controller core is an implementation of the MCS-48 microcontroller family architecture. While being a controller core for SoC, it also aims for code-compatability and cycle-accuracy so that it can be used as a drop-in replacement for any MCS-48 controller.

The core can be configured to better suit the requirements and characteristics of the integrating system. On the other hand, nearly the full functionality of a stock 8048/8049 is available. This flexibility is achieved by separating system aspects from the core's functionality. Among others, this includes memory sizes, memory implementation and clock generation.

For reference and to enable quick setup, this core is accompanied by several sample systems. They demonstrate how the configuration features can be utilized to tailor the core to one's needs.

The T48 µController project is maintained at

http://www.opencores.org/projects.cgi/web/t48/overview

Updates of the core can be obtained via the project pages.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.



#### **Architecture**

Based on the original MCS-48 architecture specification, the T48  $\mu$ Controller includes all modules of this family as depicted in the following Figure 1. For functional details refer to the "MCS-48 Microcomputer User's Manual".




Figure 1: Block Diagram

This architectural structure has been partitioned into submodules as shown in Figure 2.




Figure 2: T48 μController Hierarchy



#### **Clocks**

The T48  $\mu$ Controller core operates on one single clock. However, due to the characteristics of the MCS-48 clocking system, this main clock is derived by a clock divider. This section explains the details.

Name	Source	Rates (MHz)		Description	
		Max	Min		
xtal_i	Input	n x f <sub>max</sub>	- Clock input from external crystal / clock gener		
	Pad			ation circuit.	
clk_i	Clock	$f_{xtal\_i}$	$f_{xtal_i}/3$	$f_{\text{xtal i}}/3$ Main system clock. Synchronously enabled by	
	former			en_clk_i.	

Table 1: List of clocks

The main clock is applied at input xtal\_i. To support system integration, this main clock can be synchronously enabled/disabled with the xtal\_en\_i input. A '1' on this pin qualifies the next rising edge on xtal\_i as a valid edge for the whole core logic. In contrast, a '0' will cause the core to ignore this edge and halt operation until xtal\_en\_i is '1'.

The clocking system of the MCS-48 family establishes a circuit that divides the incoming external clock on XTAL by 3 to generate the base clock for all system operations. The T48  $\mu$ Controller core needs to mimic this scheme because most of the control signals like psen\_n\_o, rd\_n\_o etc. are generated with the clock on xtal\_i. This is all done inside the clock\_ctrl module.

All other logic of the T48  $\mu$ Controller operates with the main system clock applied to clk\_i. It is the responsibility of the system to provide a suitable clock waveform at this input. The core supports this task by providing the xtal3\_o output which indicates that the next rising edge of xtal\_i is the third in a row. So most of the dividing is already prepared inside the core (namely clock\_ctrl). What is left to the integrating system is the final clock shaping.

There are two methods to generate the required clock at clk\_i:

- 1. Use clock enable input en\_clk\_i
  - All modules that operate on clk\_i also use en\_clk\_i as a synchronous clock enable. It is therefore possible to apply the external clock (connected to xtal\_i) to clk\_i as well, while the divider output xtal3 o is connected to en\_clk\_i.
  - This scenario is the more simple one and should work with any FPGA technology.
- 2. Shape external XTAL clock by clock gating In case your technology provides valid clock gating circuitry, you can gate the external



XTAL, thus generating a divided clock at clk\_i. Use xtal3\_o as the clock gate enable signal. As clk\_i is already supplied with the required clock, the synchronous clock enable at en\_clk\_i has to be tied constantly to '1'.

This option is the most elegant one as it will result in reduced area (synchronous clock enables optimized away from each flip-flop) and reduced power consumption (flip-flops are only clocked every third clock). However, dedicated clock gating support from the underlying technology is required to safely gate the incoming clock without glitches.



## **Port List**

This section specifies the I/O ports of the T48  $\mu$ Controller.

Port	$\mathbf{W}$	Dir	Description		
T48 Interface					
xtal_i	1	In	Clock from external crystal/clock generation circuit.		
xtal_en_i	1	In	Synchronous clock enable for xtal_en_i		
reset_i	1	In	Asynchronous reset input.		
t0_i	1	In	Test 0 input.		
t0_o	1	Out	Test 0 output (derived clock output).		
t0_dir_o	1	Out	Direction selector for T0 pad.		
			0 To is operated in input direction		
			1 T0 is in output mode		
int_n_i	1	In	Interrupt input. (Active low)		
ea_i	1	In	External Access input which forces all program memory		
			fetches to reference external memory.		
rd_n_o	1	Out	Output strobe activated during a BUS read. (Active low)		
psen_n_o	1	Out	Program Store Enable. This output occurs only during a		
•			fetch to external program memory. (Active low)		
wr_n_o	1	Out	Output strobe during a BUS write. (Active low) Used as a		
			write strobe to external data memory.		
ale_o	1	Out	Address Latch Enable. This signal occurs once during		
			each cycle. The negative edge of ALE strobes address		
			into external data and program memory.		
db_i	8	In	Data Bus or general purpose input/output bus. Read while		
db_o	8	Out	rd_n_o is active, written while wr_n_o active.		
			Contains the 8 low order program counter bits during an		
			external program memory fetch, and receives the ad-		
			dressed instruction under the control of PSEN'. Also con-		
			tains the address and data during an external RAM data		
			store instruction, under control of ALE, RD' and WR'.		
db_dir_o	1	Out	Direction of DB pads		
			0 DB[70] are operated in input direction		
			1 DB[70] are in output mode		
t1_i	1	In	Test 1 input		



Port	W	Dir	Description	
p2_i	8	In	8-bit general purpose input/output port.	
p2_0			P2[30] contain the four high order program counter bits	
			during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	
p2_low_imp_o	1	Out	Low impedance output driver enable for Port 2.	
p1_i	8	In	8-bit general purpose input/output port.	
p1_o	8	Out		
p1_low_imp_o	1	Out	Low impedance output driver enable for Port 1.	
prog_n_o 1 Out Output strobe for 8243 I/O expander.				
			Core Interface	
clk_i	1	In	Main core clock.	
en_clk_i	1	In	Clock enable.	
xtal3_o	1	Out	Indication of third XTAL clock state.	
dmem_addr_o	8	Out	Data Memory address.	
dmem_we_o	1	Out	Data Memory write enable.	
dmem_data_i	dmem_data_i 8 In Data Memory data input.		Data Memory data input.	
dmem_data_o	dmem_data_o 8 Out Data Memory data output.		Data Memory data output.	
pmem_addr_o	pmem_addr_o 12 Out Program Memory address.		Program Memory address.	
pmem_data_i	8	In	Program Memory data input.	

**Table 2: List of IO ports** 

## **Generic Parameters**

This section describes the generic parameters of the T48 µController.

Generic Name	Value	Description
xtal_div_3_g	1	Divide xtal_i by 3 to derive internal clock states.
		This setting is mandatory to maintain the original
		MCS-48 timing.
	0	Use xtal_i directly.
register_mnemonic_g	1	Register mnemonic output from opcode decoder,
		recommended.
	0	Do not register mnemonic information.
include_port1_g	1	Include Port 1 module.
	0	Do not include Port 1 module.
include_port2_g	1	Include Port 2 module.
	0	Do not include Port 2 module.
include_bus_g	1	Include BUS module.
	0	Do not include BUS module.
include_timer_g	1	Include timer module.
_	0	Do not include timer module.
sample_t1_state_g	4	Sample T1 input in machine state 4.
		Default setting.
	3	Sample T1 input in state 3.
		Valid for old MCS-48 devices.

**Table 3: List of Generic Parameters** 



## **Memory Integration**

The typical configuration of the T48 µController contains one ROM and one RAM module used for the Program Memory and the Data Memory, respectively. Both components have the same characteristics in that they are synchronous memories clocked by the global system clock clk\_i. This clock samples the address, data and control inputs of the memories while the output is formed by a combinational read path from the memory array.

Maximum memory sizes are constrained by the architecture of the MCS-48 family. The Data Memory can contain up to 256 bytes and the Program Memory up to 4096 bytes. The minimum size for the Data Memory is 32 bytes, whereas the members of the MCS-48 family contain at least 64 bytes. Implementation of a Program Memory component is optional. It is in the responsibility of the integrator to choose suitable memory sizes.

The T48 µController's interface to the Data Memory consists of the ports dmem\_addr\_o, dmem\_we\_o, dmem\_data\_i and dmem\_data\_o. The Program Memory is interfaced via ports pmem\_addr\_o and pmem\_data\_i. Refer also to Table 2.

Apart from the memories' interface signals, the port ea\_i has to be considered when integrating the Program Memory. Logic controlling ea\_i has to implement the following scheme:

- 1. Port ea\_i is set to '1' whenever the Program Memory is disabled globally. This implements the behavior of the MCS-48 EA pin.
- 2. Port ea\_i is set to '1' whenever an access to a Program Memory location is announced by pmem\_address\_o that is beyond the implemented ROM size. This implements the automatic Program Memory extension of the MCS-48 family.
- 3. Port ea\_i is set to '0' in all other situations.

For more details on generating ea\_i control refer to the sample systems that come with the source code release.



#### I/O Interfaces

The MCS-48 family microcontrollers contain three types of I/O interfaces.

- 1. Two pseudo-bidirectional general purpose I/O ports called Port 1 and Port 2.
- 2. One bidirectional port called BUS.
- 3. Two test inputs called T1 and T2.

Each of the bidirectional port is implemented as two unidirectional buses at the T48  $\mu$ Controller interface together with output enable signals. For BUS, the signal db\_dir\_o indicates, when set to '1', that all bits of BUS are operated in output mode.

The situation at Port 1 and Port 2 is a bit more complex. MCS-48 controllers implement open-drain type output drivers with pull-up resistors. This behavior can easily be built in FPGA devices with tri-state drivers where the output enable control for each pin is derived from the state of the respective data bit. In addition, a high level is driven actively when the port register is written to with a '1' by the CPU. This ensures a proper transition from low to high in contrast to loading the parasitic capacitances at the pin with the pull-up resistor. To enable this behavior, dedicated control signals are available that indicate when Port 1 or Port 2 outputs should be driven actively.

Figure 3 shows a sample circuit for a bidirectional implementation of Port 1 and Port 2.




Figure 3: Pseudo-Bidirectional Port Circuit



## T8243 I/O Expander

The T8243 core implements the functionality of the 8243 I/O expander component. Like the T48  $\mu$ Controller, it consists of a core design called t8243\_core that is embedded in several toplevels. They differ in the used clocking style: synchronous or asynchronous.

The more simple synchronous clocking used by t8243\_sync\_notri allows seamless integration in SoC designs. On the other hand, it requires an additional clock input for synchronous operation.

When choosing the asynchronous t8243\_async\_notri and t8243 toplevels, the sequential elements inside the core are clocked exclusively by the PROG input. This is closer to the original 8243 chip but imposes significant effort to obtain a robust t8243 toplevel with bidirectional P2 port. Due to P2 output data being enabled as soon as PROG is asserted low, there might happen bus contention on P2 while P2 input data is being sampled by the core control logic (upon falling PROG).

Table 4 shows the port list of the t8243\_core.

Port	W	Dir	Description			
Generic Parameters						
clk_fall_level_g			Active edge of flip-flops clocked by falling clk_i:			
			0 : falling edge			
			1 : rising edge			
			System Interface			
clk_i	1	In	Clock input.			
clk_rise_en_i	1	In	Clock enable for rising edge triggered flip-flops.			
clk_fall_en_i	1	In	Clock enable for falling edge triggered flip-flops.			
reset_n_i 1 In Asynchronous reset, low active.						
			Control Interface			
cs_n_i	1	In	Chip select.			
prog_n_i	1	In	PROG input.			
Port 2 Interface						
p2_i	4	In	Port 2 input bus.			
p2_o	4	Out	Port 2 output bus.			
p2_en_i	1	Out	Port 2 output enable.			



Port	W	Dir	Description		
Port 4 Interface					
p4_i	4	In	Port 4 input bus.		
p4_o	4	Out	Port 4 output bus.		
p4_en_i	1	Out	Port 4 output enable.		
			Port 5 Interface		
p5_i	4	In	Port 5 input bus.		
p5_o	4	Out	Port 5 output bus.		
p5_en_i	1	Out	Port 5 output enable.		
			Port 6 Interface		
p6_i	4	In	Port 6 input bus.		
p6_o	4	Out	Port 6 output bus.		
p6_en_i	1	Out	Port 6 output enable.		
	Port 7 Interface				
p7_i	4	In	Port 7 input bus.		
p7_o	4	Out	Port 7 output bus.		
p7_en_i	1	Out	Port 7 output enable.		

Table 4: List of t8243\_core IO ports



# Appendix A

## Sample Systems

Included in the release of the T48 µController project, several sample systems are available. Systems building an MCS-48 compatible chip have a two-level hierarchical structure. The lower level (marked by the "notri" infix) instantiates the T48 µController core and attaches the memories to the core. This level provides the unidirectional interface ports towards the system top level. Here, the interfaces are combined to bidirectional buses by tristate drivers. Chapter I/O Interfaces describes the characteristics of these drivers.

The following sample systems are available:

Name	RAM Size ROM Size		Remark		
t8039	None None		8039HL-alike top level		
t8048	64 1024		8048H-alike top level		
t8050_wb	8050_wb 256 4096		8050AH-alike top level with Wishbone Interface		



# **Appendix B**

#### Wishbone Master

The Wishbone master is an optional module that can be attached to the T48  $\mu$ Controller core and enables interfacing to Wishbone compatible peripherals. Characteristics are as follows:

- Data bus 8 bit
- Address bus 24 bit
- Standard read/write cycles with wait states

The current implementation of the Wishbone master module requires exclusive access to the BUS interface of the T48  $\mu$ Controller. Refer to the t8050\_wb sample system for information on how the Wishbone master module is connected to BUS. All MOVX read and write operations generate Wishbone bus cycles at the specified address. This address is built as follows:

Wishbone address = adr2 & adr1 & address of MOXV

Address components adr1 and adr2 are specified via the configuration range of the module. The following Table 1 summarizes the access scheme.

adr_i	MOVX Address	Description	
1	000h	Read/write adr1	Configuration Range
	001h	Read/write adr2	
0	0XXh	Wishbone cycle @ 0XXh	Wishbone Range

**Table 5: Wishbone Master Access Matrix** 

The range selection input adr\_i is controlled by P2.4.



## Index

13	periphera	ıls	14	
13	Ports			
13	Port 1	10		
11	Port 2	10f.		
	Port 4	12		
10, 14	Port 5	12		
	Port 6	12		
	Port 7	12		
ronous 11	PROG	11		
4	pull-up	10		
4	S			
onous 11	Sample S	System		
4	t8039	13		
	t8048	13		
9	t8050_	_wb	13	
	SoC	1		
urpose I/O 10	T			
	T1	10		
	T2	10		
9	tri-state	13		
m 9	W			
14	Wishbon	e Master	:	14
	X			
n 10	XTAL	4		
	13 13 11 10, 14  ronous 11 4 4 2 2 2 2 2 3 3 4 4 5 5 6 7 7 8 9 8 9 8 9 14	13 Ports 13 Port 1 11 Port 2 Port 4 10, 14 Port 5 Port 6 Port 7 ronous 11 PROG pull-up S sonous 11 t8039 t8048 9 t8050 urpose I/O 10 T T1 T2 9 tri-state m 9 W 14 Wishbon X	Ports  Port 1	Ports  Port 1

