

# TDM controller core

Jamil Khatib

May 25, 2001

(C) Copyright 2001 Jamil Khatib.

## Contents

<b>1</b>	<b>List of authors and changes</b>	<b>3</b>
<b>2</b>	<b>Project Definition</b>	<b>4</b>
2.1	Introduction . . . . .	4
2.2	Objectives . . . . .	4
<b>3</b>	<b>Specifications</b>	<b>4</b>
3.1	System Features Specification . . . . .	4
3.2	External Interfaces . . . . .	5
3.2.1	Back-end interface mapping to Wishbone SoC bus . . . . .	5
3.2.2	CPU interface . . . . .	7
<b>4</b>	<b>Internal Blocks</b>	<b>8</b>
<b>5</b>	<b>Design description</b>	<b>8</b>
5.1	ST-Bus interface . . . . .	8
5.1.1	Design notes . . . . .	8
5.1.2	Timing . . . . .	8
5.2	External FIFO . . . . .	8
5.2.1	Notes . . . . .	9
5.3	ISDN support . . . . .	9
5.4	Registers . . . . .	9
5.4.1	Transmit . . . . .	9
5.4.2	Receive . . . . .	10
5.5	Diagrams . . . . .	11
<b>6</b>	<b>Testing and verifications</b>	<b>12</b>
6.1	Simulation and Test benches . . . . .	12
6.2	Verification techniques and algorithms . . . . .	12
6.3	Test plans . . . . .	12
<b>7</b>	<b>Implementations</b>	<b>12</b>
7.1	Scripts, files and any other information . . . . .	13
<b>8</b>	<b>Reviews and comments</b>	<b>13</b>
<b>9</b>	<b>References</b>	<b>13</b>

## 1 List of authors and changes

Name	Changes	Date	Contact address
Jamil Khatib	Initial release	3-2-2001	khatib@ieee.org
Jamil Khatib	General review and CPU interface added	10-2-2001	khatib@ieee.org
Jamil Khatib	ISDN support added	3-4-2001	khatib@ieee.org
Jamil Khatib	Buffer Calculations added	9-4-2001	khatib@ieee.org
Jamil Khatib	General review	25-5-2001	khatib@ieee.org

## 2 Project Definition

### 2.1 Introduction

Time division multiplexing is a scheme used to communicate between systems or devices via shared interface lines. Each device or system gets the access to this interface in a single time slot.

### 2.2 Objectives

The aim of this project is to develop the basic TDM functionalities to be used by many communication systems like ISDN, E1, and voice codecs.

## 3 Specifications

### 3.1 System Features Specification

1. Supports E1 bit rate and time slots (32 time slots or 32 DS0 channels at bit rate 2.048Mbps)
2. Supports ST-Bus (Serial Telecom bus) interface.
3. Routes time slots to/from HDLC controller via the backend interface and software support or to/from memory.
4. Supports read for all or partial TDM slots from the ST-bus.
5. Supports write for all or partial TDM slots to ST-bus.
6. It supports  $N \times 64$  mode (i.e. it supports sampling (or writing) to  $N$  consecutive time slots)
7. Supports two serial lines one input and one output.
8. Can be connected to other ST-Bus compatible devices via serial or star configurations.
9. If no data is available for transmission it sends all ones.
10. Backend interface uses the Wishbone bus interface which can be connected directly to the system or via FIFO buffer.
11. Optional External FIFO buffer, configuration and status registers.
12. The core will be made of two levels of hierarchies, the basic functionality and the Optional interfaces and buffers which makes it easy to add extra serial lines by duplicating the TDM controllers in parallel.
13. ISDN (2B+D) support can be supported by adding three parallel HDLC controllers on the first three time slots.

### 3.2 External Interfaces

Signal name	Direction	Description
Control interface		
CLK_I	Input	System clock
Rst_n	Input	System asynchronous reset (active low)
NoChannels[4:0]	Input	Number of time slots (Can be fixed)
DropChannels[4:0]	Input	Number of time slots to be dropped (Can be fixed)
Serial Interface (ST-Bus)		
C2	Input	Bus Clock
DSTi	Input	Receive serial Data
DSTo	Output	Transmit serial Data
F0_n	Input	Framing pulse (active low)
F0od_n	Output	Delayed Framing pulse (active low) generated after the
Back-end Interface (Received)		
RxD[7:0]	Output	Receive data bus
RxValidData	Output	Valid Data
FrameErr	Output	Error in the received data
Read	Input	Read byte
Ready	Output	Valid data exists
Back-end Interface (Transmitted)		
TxD[7:0]	Input	Transmit data bus
TxValidData	Input	Valid Data
Write	Input	Write byte
Ready	Output	Ready to get data
TxErr	Output	Buffer under flow

#### 3.2.1 Back-end interface mapping to Wishbone SoC bus

The TDM backend interface is divided into two parts one for receive and one for transmit. It can be used as a slave core or master according to the below mapping. The core supports SINGLE READ/WRITE Cycle only using 8-bit data bus without address lines. The choice between master and slave is left for the system integrator and must do the configuration and glue logic as defined in the tables.



Signal Name	Wishbone signal
Master Configuration connected to FIFO	Receive channel
CLK_I	CLK_I
Rst	not RST_I
RxD[7:0]	DAT_O(7:0)
RxValidData	STB_O
RxValidData	CYC_O
Read	ACK_I and not RTY_I
Ready	WE_O
FrameERR	TAG0_O
Slave FIFO(two-clock domain FIFO)	
Data[7:0]	DAT_I(7:0)
Chip Select	STB_I
STB_I and not FullFlag	ACK_O
FullFlag	RTY_O
Write	WE_I
Slave Configuration	
CLK_I	CLK_I
Rst	not RST_I
RxD[7:0]	DAT_O(7:0)
RxValidData	TAG0_O
ReadByte	not WE_I
Ready	not RTY_O
STB_I and not WR_I	ACK_O
FrameERR	TAG1_O

Signal Name	Wishbone signal
Master Configuration connected to FIFO	Transmit channel
C2 Rst TxD[7:0] Write Ready TxValidData Always Active Always Active	CLK_I not RST_I DAT_I(7:0) ACK_I and not RTY_I not WE_O TAG0_I CYC_O STB_O
Slave FIFO(two-clock domain FIFO)	
Data[31:0] EmptyFlag Read WE_I and not EmptyFlag ChipSelect	DAT_I(31:0) RTY_O WE_I ACK_O STB_I
Slave Configuration	
C2 Rst TxD[7:0] TxValidData Write Ready STB_I and WR_I	CLK_I not RST_I DAT_I(7:0) STB_I WE_I not RTY_O ACK_O

### 3.2.2 CPU interface

This interface is used when the FIFO and registers are included in the Core. This interface is compatible to WishBone slave bus interface that supports single read/write cycles and block cycles. The interface supports the following wishbone signals.

Signal	Note
RST_I	Reset
CLK_I	Clock
ADR_I(2:0)	3-bit address line
DAT_O(7:0)	8-bit receive data
DAT_I(7:0)	8-bit transmit data
WE_I	Read/write
STB_I	Strobe
ACK_O	Acknowledge
CYC_I	Cycle
RTY_O	Retry
TAG0_O	TxDone interrupt
TAG1_O	RxReady interrupt

## 4 Internal Blocks

## 5 Design description

### 5.1 ST-Bus interface

The TDM controller interfaces to the TDM lines via serial telecom bus. The interface uses the external input clock (2.048MHz) for all of the internal serial logic. It detects the incoming framing pulse to synchronize the sampling and transmission of bits. The core reads and writes only the specified number of TDM channels (8-bits) by the size bus (No. of channels register). In the transmission mode the output pin should be disabled after writing the configured time slots. It generates also the output delayed framing pulse after it samples all the specified bits (TDM channels). This feature can be used to cascade controllers for different TDM channels.

#### 5.1.1 Design notes

#### 5.1.2 Timing

### 5.2 External FIFO

The controller has optional external FIFO buffers, one for data to be transmitted and one for data to be received. Status and control registers are available to control these FIFOs. These two blocks (FIFOs and registers) are built around the TDM controller core which make them optional if the core is to be used in different kind of applications.

The current implementation supports the following configuration: The size of the Transmit and receive FIFOs is (8 × 32) bits which enables the whole TDM frame to be buffered.

The transmit buffer is used to prevent underflow while transmitting bytes to the line. All bytes will be available once the transmit is enabled. If the transmit FIFO is empty the core will transmit ones. The Receive buffer is used to provide data burst transfer to the Back end interface which prevents the back end from reading each byte alone. The FIFO size is suitable for operating frequencies 2.048MHz on the serial interface and 20 MHz on the back end interface. Other frequencies can operate if the back end can read the entire TDM frame before the first byte of the next frame is written (the next calculations is an example to be applied for different frequencies)

8 bits (Time needed to receive the first byte of the next frame) / 2.048MHz  
= 3.9 us

32 Bytes (Maximum frame size) / 20MHz = 1.6 us

These FIFOs are implemented on Single port memory. It is the responsibility of the external interface to write/read data to/from the FIFOs.



TxDone and RxRdy interrupts are generated when the Tx buffer is empty and Rx buffer has data respectively .

### 5.2.1 Notes

- **Transmit Operation:** If the transmit FIFO is empty not enough data bytes is available according to no. of channels (caused by incomplete burst transfer, the core sets the Aborted bit in the TX status and control register and sends all ones in the transmit serial line.
- **Transmit Operation:** The back end (software) should write data to the Tx buffer register according to the configured number of time slots. The transmission will start only after the specified number of slots are available in the buffer other wise Aborted bit of the Tx Status register will be set and all ones will be transmitted in this slot.
- **Receive Operation:** When Receive FIFO is full It drops the second FIFO contents and sets overflow bit in the Rx Status and Control register.
- **Receive Operation:** When RxRdy Interrupt is asserted (or RxRdy bit is set) the back end interface (software) must read the specified number of slots from the Rx Data buffer register or the buffer will not be marked as empty.

## 5.3 ISDN support

In order to provide  $(2B + D)$  ISDN support three HDLC controllers should be used on three time slots. The serial data the of first three time slots will enter (or get out) directly to (from) the three parallel HDLC controllers if HDLCen bit is set in the Tx Status and Control register. The HDLC controllers will be managed through the enable signals (each controller will be enabled on its corresponding time slot).

Eventhough the ISDN controller is based on TDM but separate controller will be used that extracts and writes  $2B+D$  only.

## 5.4 Registers

All internal registers are 32-bit width.

### 5.4.1 Transmit

**Tx Status and Control Register: Tx\_SC** Offset Address = 0x0




Figure 1: ISDN support

BIT	7	6	5	4	3	2	1	0
FIELD	N/A	N/A	N/A	N/A	must be set to 0	TxUnderflow	TxOverflow	TxDone(em
RESET	0	0	0	0	0	0	0	0
R/W	RO	RO	RO	RO	RW	RO	RO	RO

**Tx FIFO buffer register: Tx\_Buffer** Offset Address = 0x1

BIT	31-0
FIELD	Transmit Data
RESET	0x0
R/W	WO

writing before TxDone is set has no effect.

Extra writes more than defined by noChannels - DropChannels has no effect either.

#### 5.4.2 Receive

**Rx Status and Control Register: Rx\_SC** Offset Address = 0x2

BIT	7	6	5	4	3	2	1	0
FIELD	N/A	N/A	N/A	N/A	N/A	RxBufferOverflow	RxLineOverflow	RxReady(Full)
RESET	0	0	0	0	0	0	0	0
R/W	RO	RO	RO	RO	RO	RO	RO	RO

RxLineOverflow: Overflow on serial Line buffer.

**Rx FIFO buffer register: Rx\_Buffer** Offset Address = 0x3

BIT	31-0
FIELD	Received Data byte
RESET	0x0
R/W	RO

Reading before RxRdy is set or more than NoChannels-DropChannels carries no data.

**configuration register: CFG** Offset Address = 0x4

BIT	12-8	7-5	4-0
FIELD	DropChannels	reserved	No. of channels
RESET	0x00	0X0	0x00
R/W	RW	RO	RW

No of channels indicates total number of channels to be handled after the framing pulse by the controller. Single channel at least must be handled so 0x00 indicates single channel and so on.

DropChannels indicates number of channels to be dropped (not handled) after the framing pulse and before the first channel to be handled.

Example number of channels to be read is 2 starting after 3 channels from the framing pulse: *NoChannels* = 0x04 and *DropChannels* = 0x03

**ISDN registers** The ISDN controller is a separate core that has three HDLC controllers. Each HDLC controller has its own Wishbone interface and registers for information about the HDLC registers refer to the HDLC core document.

## 5.5 Diagrams




Figure 2: TDM core




Figure 3: TDM controller

## 6 Testing and verifications

Requirement	Test method	Validation method
Interface timing		
Functionality		

### 6.1 Simulation and Test benches

### 6.2 Verification techniques and algorithms

### 6.3 Test plans

## 7 Implementations

The design is implemented using the VHDL language. The design is divided into three blocks, serial interface, Buffers and Wishbone interface with internal registers. The TDM controller uses the wishbone clock as its main clock and uses the ST-bus clock as enables for the internal logic.

## 7.1 Scripts, files and any other information

Core Files	
tdm_cont.vhd	Serial Interface
RxTDMBuff.vhd	Rx Buffer
TxTDMBuffer.vhd	Tx Buffer
tdm_wb_if.vhd	Wish bone interface and registers
tdm_core_top.vhd	TDM top block
components_pkg.vhd	TDM core components
Script files	
Build_TDM_cont.csh	NC-sim build all files script
cds.lib	NC-sim configuration file
hdl.var	NC-sim configuration file
Test Bench files	
tdm_cont_top.vhd	TDM controller Top test bench
ISDN controller	
ISDN_cont.vhd	Serial Interface
ISDN_cont_top.vhd	ISDN top block

Notes: in order

to implement the ISDN controller HDLC core files must be included. The following memory cores files must be included to implement the buffers: tools\_pkg.vhd , mem\_pkg.vhd and spmem.vhd

## 8 Reviews and comments

## 9 References