uart6551pci

© 2019-2023 Robert Finch

Overview

A UART component (Universal Asynchronous Transmitter / Receiver) is used for the asynchronous transmission and reception of data. Asynchronous referring to the lack of a clock signal during transmission or reception.

uart6551 is a WDC6551 register compatible uart. The uart is a 32-bit peripheral device supporting a 256-byte configuration space.

Baud rate is controlled by clock divider which assumes a 200MHz baud reference clock input. If a different clock frequency is used, then the divider table will need to be updated. The baud rate may also be controlled via a clock divider register. This register is 24 bits so gives a minimum frequency of 11.92 Hz assuming a 200MHz clock. (200MHz / 2^2).

Special Features

- WDC6551 register compatibility.
- 256-byte configuration space

Config Space

A 256-byte config space is supported. Most of the config space is unused. The only configuration is for the I/O address of the register set.

Regno	Width	R/W	Moniker	Description
000	32	RO	REG_ID	Vendor and device ID
004	32	R/W		
008	32	RO		
00C	32	R/W		
010	32	R/W	REG_BAR0	Base Address Register
014	32	R/W	REG_BAR1	Base Address Register
018	32	R/W	REG_BAR2	Base Address Register
01C	32	R/W	REG_BAR3	Base Address Register
020	32	R/W	REG_BAR4	Base Address Register
024	32	R/W	REG_BAR5	Base Address Register
028	32	R/W		
02C	32	RO		Subsystem ID
030	32	R/W		Expansion ROM address
034	32	RO		
038	32	R/W		Reserved
03C	32	R/W		Interrupt
040 to	32	R/W		Capabilities area
OFF				

REG_BAR0 defaults to \$FE000001 which is used to specify the address of the controller's registers in the I/O address space. A 16B region is reserved.

The controller will respond with a memory size request of 0MB (0x0) when BAR0, BAR1, or BAR2 is written with all ones. The controller does not use any memory and does not require memory allocated from the system.

Parameters

CFG_BUSdefaults to zeroCFG_DEVICEdefaults to sixteenCFG_FUNCdefaults to zeroCFG_IRQ_LINEdefaults to sixteenConfig parameters must be set correctly. CFG device and vendors default to zero.

Interrupts

The is a 32-bit output bus for interrupts. Which bit of the bus is the active bit for interrupts is determined from the Int Line setting in the config space. The remaining bits of the bus will always be zero, allowing the bus to be wire or'd with other interrupt output busses.

Interrupts may be globally enabled or disabled by the interrupt disable bit in the config space.

Register Description

There are only four registers in the design. The function of the low order eight bits of the registers matches the 6551 function. The controller honors byte lane selects so only the portion of the register selected is written.

Reg	Moniker	Description
0	UART_TRB	Transmit and receive buffer. Data written is transmitted, on a read data
		available is read. Also reads / writes the clock multiplier if access to clock
		multiplier is enabled.
1	UART_STAT	Status Register. Returns status bits on a read, a write of any value will cause
		a reset of some of the command register bits
2	UART_CMD	Command register
3	UART_CTRL	Control register

UART_TRB

This register is 32-bits wide of which only the lower eight bits are used to transmit or receive data by the uart. Data written to the register is transmitted. A register read returns data received by the uart. When the fifo's are enabled writing to this register writes to the transmit fifo. Reading this register reads the receive fifo. If clock divider access is enabled (via control register bit 31) then this register allows modifying or reading the clock divider value. Writing a clock divider value to this register automatically switches the function back to transmit / receive.

UART_STAT

Uart status register. Writing any value to the status register resets some of the uart's command bits.

Bit	Status	
0	Parity Error	1 = parity error occurred, 0 = no error
1	Framing Error	1 = framing error
2	Overrun	1 = overrun
3	Rx Full	1 = receiver data available
4	Tx Empty	1 = open slot in transmit fifo
5	DCD	0 = data carrier present
6	DSR	0 = data set ready
7	IRQ	1 = irq occurred
	Additional Line Status Byte	

0		
8	reserved	
9	reserved	
10	reserved	
11	reserved	
12	Break received	1 if a break signal is received
13	Tx Full	1 = transmit fifo full
14	reserved	
15	G Rev Err	1 = global receiver error (set if any error status is set)
	Additional Modem Stat	us Byte
16	CTS	1 = CTS line changed state
17	DSR	1 = DSR line changed state
18	RI	1 = RI line changed state
19	DCD	1 = DCD line changed state
20	CTS	CTS state
21	reserved	
22	RI	RI state
23	reserved	
	IRQ Status	
24,25	zero	these two bits are zero
26 to 28	IRQENC	encoded irq value (0 to 7)
29 to 30	reserved	
31	irq	IRQ is set

UART_CMD

Bit		
0	DTR	output $1 = low, 0 = high$
1	RxIe	receiver interrupt enable $0 =$ enabled, $1 =$ disabled
2,3	RTS Control	
	00	output RTS high
	01	output RTS low, enable transmit interrupt
	10	output RTS low,
	11	output RTS low, send a break signal
4	LLB	1 = local loopback (receiver echo)
5 to 7	Parity Control	
	000	no parity
	001	odd parity
011 even parity		even parity
	101	transmit mark parity (parity error disabled)
	111	transmit space parity (parity error disabled)
8	LSIe	line status change interrupt enable 1 = enabled
9	MSIe	modem status change interrupt enable $1 =$ enabled
10	RxToIe	receiver timeout interrupt enable 1 = enabled
11 to 31	reserved	

UART_CTRL

Bit			
0 to 3	Baud Rat	te	
	0000	Use 16x external clock	This table is expanded using an extra control bit
	0001	50	#27.
	0010	75	
	0011	109.92	

	0100 124.50	
	0100 134.58	
	0101 150	
	0110 300	
	0111 600	
	1000 1200	
	1001 1800	
	1010 2400	
	1011 3600	
	1100 4800	
	1101 7200	
	1110 9600	
	1111 19200	
4	Rx clock source	1 = external, $0 = $ baud rate generator
5,6	Word length	code for word length in bits
	00 8	
	10 6	
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
7	Stop Bit	
,		
	11.5 if 5 bits and no parity12 otherwise	
94-15		1
8 to 15	reserved	do not use 1 = fifo's enabled
16 17	Fifo enable Rx Fifo Clear	1 = 110 s enabled 1 = clear receiver fifo
17	Tx Fifo Clear	1 = clear fraction fifo 1 = clear transmit fifo
10	reserved	
20,21	Transmit Threshold	Threshold for DMA signal activation
	0 1 byte	If the transit fifo count is less than the threshold
	1 ¹ / ₄ full	then a DMA transfer is triggered.
	$\frac{1}{2} \frac{1}{2} \text{ full}$	
	3 ³ / ₄ full	
22, 23	Receive Threshold	Threshold for DMA signal activation. If the receive
22,23	0 1 byte	fifo count is greater than the threshold then a DMA
	$\frac{1}{1} \frac{1}{4} \text{ full}$	transfer is triggered.
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	66
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
24	hwfc	1 = automatic hardware flow control
24	reserved	
26	dmaEnable	1 = dma enabled
27	Baud Rate bit 4	Extended baud rate selection bit, used in
	10000 38400	combination with bits 0 to 3.
	10001 57600	
	10010 115200	
	10010 113200	
	10100 460800	
	10100 921600	
	10110 recerved	
	10110reserved10111reserved	

	11xxx reserved	
28,29	reserved	
30	selDV	1 = use clock divider register, $0 =$ use baud table
31	accessDV	1 = access clock divider via TRB register, 0 =
		normal TRB operation

Selecting the clock divider register as the baud source allows any programmable baud rate.

Ports

Signal	I/O	Wid	Purpose
rst i	I	1	reset
clk_i	Ι	1	bus clock input
cs_config_i	Ι	1	circuit/core select for config space
cs_io_i	Ι	1	circuit/core select for IO space
irq_o	0	32	interrupt request bus output (only configured output may be active)
	WIS	HBON	IE SIGNALS
cyc_i	Ι	1	bus cycle valid
stb_i	Ι	1	data transfer strobe
ack_o	0	1	data transfer acknowledge
we_i	Ι	1	write enable
sel_i	Ι	4	byte lane selects (ground select bits 1 to 3 if using as an 8-bit peripheral)
adr_i	Ι	2	address bits 2,3 (selects register)
dat_i	Ι	32	data input bus (ground bits 8 to 31 if using as an 8-bit peripheral)
dat_o	0	32	data output bus
	Mod	lem Co	ntrols
cts_ni	Ι	1	clear to send input active low.
rts_no	0	1	request to send output active low
dsr_ni	Ι	1	data set ready active low
dcd_ni	Ι	1	data carrier detect active low
dtr_no	0	1	data terminal ready active low
ri_ni	Ι	1	ring indicator active low
rxd_i	Ι	1	serial data input (receive)
txd_o	0	1	serial data output (transmit)
data_present	0	1	data is present in the receiver
rxDRQ_0	0	1	receiver DMA request
txDRQ_o	0	1	transmitter DMA request
xclk_i	Ι	1	external baud rate clock
RxC_i	Ι	1	external receiver clock