

UART FPGA slow control: code architecture diagram

