

_up_cores_t est folder	opencores name	status	author	style / clone	data a	inst size	FPGA	reporter	com ment	LUTs ALUT	LUT? mults	blk ram	F max	tool file	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chai	flt pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments		
copyblaze	copyBlaze	stable	Abdallah Ellbrahimi	picoBlaze	8	18	cyclone-2	James Br	missin	1348	4		77	##	q11.1	0.33	2.0	9.5	vhdl	16	cp_copyt	yes	asm	N	256	2K	Y				2011	2013	microBlaze data sheets	wishbone extras			
copyblaze	copyBlaze	stable	Abdallah Ellbrahimi	picoBlaze	8	18	cyclone-4-6	James Br	missin	1345	4		104	##	q13.1	0.33	2.0	12.7	vhdl	16	cp_copyt	yes	asm	N	256	2K	Y				2011	2013	microBlaze data sheets	wishbone extras			
copyblaze	copyBlaze	stable	Abdallah Ellbrahimi	picoBlaze	8	18	aria-2	James Br	missin	604	A		167	##	q13.1	0.33	2.0	45.6	vhdl	16	cp_copyt	yes	asm	N	256	2K	Y				2011	2013	microBlaze data sheets	wishbone extras			
copyblaze	copyBlaze	stable	Abdallah Ellbrahimi	picoBlaze	8	18	spartan-3e	James Br	missin	875	4		79	##	q14.7	0.33	2.0	14.9	vhdl	16	cp_copyt	yes	asm	N	256	2K	Y				2011	2013	microBlaze data sheets	wishbone extras			
copyblaze	copyBlaze	stable	Abdallah Ellbrahimi	picoBlaze	8	18	spartan-6-3	James Br	missin	619	6		86	##	q14.7	0.33	2.0	22.8	vhdl	16	cp_copyt	yes	asm	N	256	2K	Y				2011	2013	microBlaze data sheets	wishbone extras			
copyblaze	copyBlaze	stable	Abdallah Ellbrahimi	picoBlaze	8	18	kintex-7-3	James Br	missin	622	6		217	##	q14.7	0.33	2.0	57.5	vhdl	16	cp_copyt	yes	asm	N	256	2K	Y				2011	2013	microBlaze data sheets	wishbone extras			
r2000	r2000 Soc	alpha	Abdallah Ellbrahimi	RISC	32	32													verilog															empty tar file			
blue	16-bit CPU Blue	stable	Al Williams	accum	16	16	spartan-3-5	James Br	remov	1025	4		63	##	q14.7	0.67	1.0	41.1	verilog	16	topbox	web		N	4K	4K	N	16	2		2009	2010		Caxton Foster's Blue derivative	http://www.youtube.com/watch?v=d		
vtach	VTACH Bell Labs	mature	Al Williams		13	12	spartan-3-4	James Br	akefiel	557	4		71	##	q14.7	0.50	1.0	64.1	verilog	16	vtach			N	256	256	Y				2013	2014		ISE project only, BCD arithmetic			
vtach	VTACH Bell Labs	mature	Al Williams		13	12	kintex-7-3	James Br	xilinx core pro	6					q14.7	0.50	1.0		verilog	16	vtach			N	256	256	Y				2013	2014		ISE project only, BCD arithmetic			
altium/TSK165x		proprietary	Altium	PIC16	8	12	cyclone-2	Altium		428	4		50			0.33	1.0	38.6	not avail		yes	yes	N	Y	256	4K	Y				2004		CR0140.pdf, CR0114.p	asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz		
altium/TSK165x		proprietary	Altium	PIC16	8	12	spartan-3-5	Altium		416	4		50			0.33	1.0	39.7	not avail		yes	yes	N	Y	256	4K	Y				2004		CR0140.pdf, CR0114.p	asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz		
altium/TSK3000A		proprietary	Altium	RISC	32	32	cyclone-2	Altium		2664	4	6	50			1.00	1.0	18.8	not avail		yes	yes	N	N	4G	4G	Y				2004		CR0140.pdf, http://tec	asm, C, C++, schem, VHDL & Verilog	default clock: 50MHz, opt mult/div		
altium/TSK3000A		proprietary	Altium	RISC	32	32	spartan-3-5	Altium		2426	4	4	50			1.00	1.0	20.6	not avail		yes	yes	N	N	4G	4G	Y				2004		CR0140.pdf, http://tec	asm, C, C++, schem, VHDL & Verilog	default clock: 50MHz, opt mult/div		
altium/TSK51A		proprietary	Altium	8051	8	8x	cyclone-2	Altium		2135	4	1	50			0.33	6.0	1.3	not avail		yes	yes	N	N	64K	64K	Y				2004		CR0140.PDF, CR0115.p	asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz		
altium/TSK51A		proprietary	Altium	8051	8	8x	spartan-3-5	Altium		1890	4	1	50			0.33	6.0	1.5	not avail		yes	yes	N	N	64K	64K	Y				2004		CR0140.PDF, CR0115.p	asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz		
altium/TSK80x		proprietary	Altium	Z80	8	8x	cyclone-2	Altium		2568	4		50			0.33	3.0	2.1	not avail		yes	yes	N	N	64K	64K	Y				2004		CR0140.pdf, CR0117.p	asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz		
altium/TSK80x		proprietary	Altium	Z80	8	8x	spartan-3-5	Altium		2558	4		50			0.33	3.0	2.2	not avail		yes	yes	N	N	64K	64K	Y				2004		CR0140.pdf, CR0117.p	asm, C, C++, schem, VHDL & Verilog	default clock speed is 50MHz		
6809_6309	6809_6309_com	beta	Alejandro Paz Schm	6809	8	8x	spartan-6-3	James Br	akefiel	2061	6		109	##	q14.7	0.33	3.0	5.8	verilog	5	MC6809_cpu	yes	yes	N	N	64K	64K	Y				2012	2013	6809 data sheets	includes 6309 op-codes, xilinx & lattice projects		
6809_6309	6809_6309_com	beta	Alejandro Paz Schm	6809	8	8x	kintex-7-3	James Br	akefiel	2207	6		212	##	q14.7	0.33	3.0	10.6	verilog	5	MC6809_cpu	yes	yes	N	N	64K	64K	Y				2012	2013	6809 data sheets	includes 6309 op-codes, xilinx & lattice projects		
ao486	ao486	beta	Aleksander Osman	x86	32	8x	cyclone-4-7	Aleksander Osm		91256	4	22	106	39		q13.1	1.00	1.0	0.4	verilog	85	soc	yes	yes		4G	4G	Y				2014	2014	x86 data sheets	complete 486, SoC configuration	running on Terasic DE2-115 board	
ao486	ao486	beta	Aleksander Osman	x86	32	8x	cyclone-4-7	James Br	akefiel	36094	4	4	47	46	##	q13.1	1.00	1.0	1.3	verilog	85	ao486	yes	yes		4G	4G	Y				2014	2014	x86 data sheets	complete 486, SoC configuration	non-SoC, no MMU	
ao486	ao486	beta	Aleksander Osman	x86	32	8x	aria-2	James Br	syntax errors	A					##	q13.1	1.00	1.0		system ve	85	ao486	yes	yes		4G	4G	Y				2014	2014	x86 data sheets	complete 486, SoC configuration	non-SoC, no MMU	
ao486	ao486	beta	Aleksander Osman	x86	32	8x	kintex-7-3	James Br	syntax errors	6					##	q14.7	1.00	1.0		system ve	85	ao486	yes	yes		4G	4G	Y				2014	2014	x86 data sheets	complete 486, SoC configuration	non-SoC, no MMU	
ao68000	ao68000	beta	Aleksander Osman	68000	16	16x	aria-2	James Br	akefiel	3479	A	6	169	##	q13.1	0.67	3.0	10.8	verilog	1	ao68000	som	yes	N	4G	4G	Y				2010	2011	68000 data sheets	uses microcode, instruction prefetch buffer			
aoocs	aoOCS - Wishbo	beta	Aleksander Osman	68000	16	16x	cyclone-3	James Br	pin constraint	4					##	q13.1	0.67	4.0		verilog	22	aoOCS	som	yes	N	4G	4G	Y				2010	2011	68000 data sheets	uses ao68000 core, Amiga chip set emulation (blitter, copper), Minimig alter		
openfire_cor	OpenFire Proces	alpha	Alex Marschner, Ste	uBlaze	32	32	kintex-7-3	James Br	empty project	6						q14.7	0.33	1.0		verilog	12	openfire	yes	yes	N	N	4G	4G	Y		32		2007	2009	uBlaze data sheets	"FPGA Proven"	
gl85		stable	Alex Miczo	8085	8	8x	kintex-7-3	James Br	gate level des	6						q14.7	0.33	4.0		vhdl	1	i8085	yes	yes	N	N	64K	64K	Y				1993		8085 data sheets	also a TTL implementation in VHDL	
microriscii	MicroRISC II	alpha	Alikat	RISC	32	32														verilog	7	?		N	64K	64K	Y		16	5	2002	2009		very little code			
sayeh_proces	SAYEH educatio	stable	Alireza Haghdoost,	RISC	16	8x	kintex-7-3	James Br	akefiel	479	6	1	164	##	q14.7	0.67	1.0	229.7	verilog	13	Sayeh	yes		N	64K	64K			32		2008	2009	haghdoost.persiangig	simple RISC			
encore	Encore	planning	Aloy Ambergen																	no files										2010	2011						
nios2		proprietary	Altera	Nios II	32	32	cyclone-4-6	Altera		2065	4		160			1.13	1.0	87.2	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II/f: fastest version		
nios2		proprietary	Altera	Nios II	32	32	aria-2	Altera		1355	A		170			1.13	1.0	141.1	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II/f: fastest version		
nios2		proprietary	Altera	Nios II	32	32	cyclone-5	Altera		1050	A		160			1.13	1.0	171.4	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II/f: fastest version		
nios2		proprietary	Altera	Nios II	32	32	aria-5	Altera		1355	A		280			1.13	1.0	232.5	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II/f: fastest version		
nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera		895	A		310			1.13	1.0	389.7	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II/f: fastest version		
nios2		proprietary	Altera	Nios II	32	32	cyclone-4-6	Altera		1915	A		130			0.64	1.0	43.2	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II: balanced version		
nios2		proprietary	Altera	Nios II	32	32	aria-2	Altera		1045	A		170			0.64	1.0	103.4	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II: balanced version		
nios2		proprietary	Altera	Nios II	32	32	cyclone-5	Altera		1570	A		140			0.64	1.0	56.7	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II: balanced version		
nios2		proprietary	Altera	Nios II	32	32	aria-5	Altera		1045	A		250			0.64	1.0	152.1	not avail		yes	yes	opt		4G	4G	Y		32		2004		NIOS2 data sheets	flt-pt, caches & MMU options	Nios II: balanced version		
nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera		1300	A		300																								

hive	hive	stable	Eric Wallin	4-8 stack	32	16	spartan-6-3	James Br	missing port n	6				##	14.7	1.00	1.0		verilog		core	yes		N				N	40	10	8	2013	2014		4-8 symmetrical stacks, eight threads via pipeline barrel	
natalius_8bit	Natalius 8 bit RIS	beta	Fabio Guzman	RISC	8	16	spartan-3e	James Brakefiel	385	4		2	59	##	14.7	0.11	3.0	5.7	verilog	12	natalius	yes	asm	N	Y	256	2K	Y	29	8		2012	2012		return stack & register file	3 clocks/inst
natalius_8bit	Natalius 8 bit RIS	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakefiel	232	6		1	175	##	14.7	0.11	3.0	27.7	verilog	12	natalius	yes	asm	N	Y	256	2K	Y	29	8		2012	2012		return stack & register file	3 clocks/inst
s1_core	S1 Core	stable	Fabrizio Fazzino eta	SPARC	64	32	aria-2	James Br	syntax errors	A				##	q13.1	2.00	1.0		verilog	136	s1_top	yes	yes	Y	N	4G	4G	Y		32	2007	2012	SPARC data sheets	reduced version of OpenSPARC T1		
s1_core	S1 Core	stable	Fabrizio Fazzino eta	SPARC	64	32	kintex-7-3	James Brakefiel	54434	6	8	57	50	##	14.7	2.00	1.0	1.8	verilog	136	s1_top	yes	yes	Y	N	4G	4G	Y		32	2007	2012	SPARC data sheets	reduced version of OpenSPARC T1	ISE run	
s1_core	S1 Core	stable	Fabrizio Fazzino eta	SPARC	64	32	kintex-7-3	James Brakefiel	52845	6	8	59	56	##	v14.1	2.00	1.0	2.1	verilog	136	s1_top	yes	yes	Y	N	4G	4G	Y		32	2007	2012	SPARC data sheets	reduced version of OpenSPARC T1	Vivado run	
m1_core	M1 Core	beta	Fabrizio Fazzino, Alb	MIPS?	32	32	cyclone-2	James Brakefiel	3752	4			70	##	q11.1	1.00	1.0	18.8	verilog	9	m1_core	yes	yes	N		4G	4G	Y		32	2007	2012		GCC target?		
m1_core	M1 Core	beta	Fabrizio Fazzino, Alb	MIPS?	32	32	cyclone-4	James Brakefiel	3795	4			94	##	q13.1	1.00	1.0	24.8	verilog	9	m1_core	yes	yes	N		4G	4G	Y		32	2007	2012		GCC target?		
m1_core	M1 Core	beta	Fabrizio Fazzino, Alb	MIPS?	32	32	aria-2	James Brakefiel	2101	A			190	##	q13.1	1.00	1.0	90.6	verilog	9	m1_core	yes	N			4G	4G	Y		32	2007	2012		GCC target?		
m1_core	M1 Core	beta	Fabrizio Fazzino, Alb	MIPS?	32	32	spartan-3-5	James Brakefiel	4688	4			70	##	q14.1	1.00	1.0	14.9	verilog	9	m1_core	yes	N			4G	4G	Y		32	2007	2012		GCC target?		
m1_core	M1 Core	beta	Fabrizio Fazzino, Alb	MIPS?	32	32	spartan-6-3	James Brakefiel	3483	6			131	##	q14.1	1.00	1.0	37.5	verilog	9	m1_core	yes	N			4G	4G	Y		32	2007	2012		GCC target?		
m1_core	M1 Core	beta	Fabrizio Fazzino, Alb	MIPS?	32	32	kintex-7-3	James Brakefiel	3456	6			233	##	q14.1	1.00	1.0	67.3	verilog	9	m1_core	yes	N			4G	4G	Y		32	2007	2012		GCC target?		
diogenes	diogenes	beta	Fekknhifer	RISC	16	16	kintex-7-3	James Brakefiel	807	6		1	297	##	q14.1	0.67	1.0	246.3	vhdl	11	cpu	yes	yes	N			1K				2008	2009		"student RISC system"		
mc6809e		beta	Flint Weller	6809	8	8x	kintex-7-3	James Br	gate level prin	6				##	q14.1	0.33	3.0		vhdl	26	core_6809	yes	yes	N	N	64K	64K	Y			1999		6809 data sheets	course work, ASIC orientation		
t6507lp	T6507LP	beta	Gabriel Oshiro, Sam	6502	8	8x	spartan-6-3	James Br	errors					##	q14.1		4.0		verilog	22	t6507lp	yes	yes	N	N	64K	64K	Y			2009	2010	6502 data sheets	for use in ATARI 2600		
or1200_soc	or1200_soc	beta	gaz	OpenRISC	32	32	cyclone-2	James Br	missing files	4				##	q11.1	0.67	2.0		verilog	39	top	yes	yes	Y		4G	4G	Y				2011		OpenRISC on Terasic DE1 board		
or1200_soc	or1200_soc	beta	gaz	OpenRISC	32	32	aria-2	James Br	undefined ent	A				##	q13.1	0.67	2.0		verilog	39	top	yes	yes	Y		4G	4G	Y				2011		OpenRISC on Terasic DE1 board		
or1200_soc	or1200_soc	beta	gaz	OpenRISC	32	32	kintex-7-3	James Br	unknown mod	6				##	q14.1	1.00	1.0		verilog	39	top	yes	yes	Y		4G	4G	Y				2011		OpenRISC on Terasic DE1 board		
ignite_ptsc		proprietary	George Shaw	forth	32	8								##	q14.1		1.0		not avail					N		4G	4G				1995	2002		ShBoom clone, fast ASIC with high coding density		
myforthproc	FORTH processo	stable	Gerhard Hohner	forth	32	8	SP-spartan-	James Brakefiel	4494	4		12	67	##	q14.1	1.00	1.0	15.0	vhdl	3	theCore	yes	yes	N		64M	64M	96			2004	2012		DPANS'94 32-bit Forth, masters thesis, four variants		
myforthproc	FORTH processo	stable	Gerhard Hohner	forth	32	8	SP-kintex7-	James Brakefiel	2959	6		6	223	##	q14.1	1.00	1.0	75.3	vhdl	3	theCore	yes	yes	N		64M	64M	96			2004	2012		DPANS'94 32-bit Forth, masters thesis, four variants		
myforthproc	FORTH processo	stable	Gerhard Hohner	forth	32	8	SP-spartan-	Gerhard Hohne	6526	4		14	60	##	q14.1	1.00	1.0	9.2	vhdl	58	mycpu	yes	yes	N		64M	64M	96			2004	2012		DPANS'94 32-bit Forth, masters thesis 8.32 Whetstones		
myforthproc	FORTH processo	stable	Gerhard Hohner	forth	32	8	SPC-spartar	Gerhard Hohne	8134	4		17	61	##	q14.1	1.00	1.0	7.4	vhdl	58	mycpu	yes	yes	N		64M	64M	96			2004	2012		DPANS'94 32-bit Forth, masters thesis 7.32 Whetstones		
myforthproc	FORTH processo	stable	Gerhard Hohner	forth	32	8	SPM-sparta	Gerhard Hohne	7275	4	16	14	68	##	q14.1	1.00	1.0	9.3	vhdl	58	mycpu	yes	yes	N		64M	64M	96			2004	2012		DPANS'94 32-bit Forth, masters thesis 25.15 Whetstones		
myforthproc	FORTH processo	stable	Gerhard Hohner	forth	32	8	SPMC-spart	Gerhard Hohne	9499	4	16	17	53	##	q14.1	1.00	1.0	5.6	vhdl	58	mycpu	yes	yes	N		64M	64M	96			2004	2012		DPANS'94 32-bit Forth, masters thesis, four variants		
myforthproc	FORTH processo	stable	Gerhard Hohner	forth	32	8	SPMD-spart	Gerhard Hohne	9265	4	16	14	63	##	q14.1	1.00	1.0	6.8	vhdl	58	mycpu	yes	yes	N		64M	64M	96			2004	2012		DPANS'94 32-bit Forth, masters thesis 22.5 Whetstones		
cpugen	Cpu Generator	stable	Giovanni Ferrante											##	q14.1																2003	2009		x86 executable that generates VHDL uP		
mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	cyclone-2	James Brakefiel	6843	4	8		45	##	q11.1	1.00	1.0	6.6	verilog	20	processo	yes	yes	N		4G	4G	Y			2012	2014	MIPS data sheets	Harvard arch		
mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	cyclone-4	James Brakefiel	9556	4			48	##	q13.1	1.00	1.0	5.0	verilog	20	processo	yes	yes	N		4G	4G	Y			2012	2014	MIPS data sheets	Harvard arch	did not infer multipliers	
mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	aria-2	James Brakefiel	3716	A	8		79	##	q13.1	1.00	1.0	21.3	verilog	20	processo	yes	yes	N		4G	4G	Y			2012	2014	MIPS data sheets	Harvard arch		
mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	spartan-3-5	James Brakefiel	6322	4	8		38	##	q14.1	1.00	1.0	6.0	verilog	20	processo	yes	yes	N		4G	4G	Y			2012	2014	MIPS data sheets	Harvard arch		
mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	spartan-6-3	James Brakefiel	4823	6	8		43	##	q14.1	1.00	1.0	8.8	verilog	20	processo	yes	yes	N		4G	4G	Y			2012	2014	MIPS data sheets	Harvard arch		
mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	kintex-7-3	James Brakefiel	4822	6	8		90	##	q14.1	1.00	1.0	18.6	verilog	20	processo	yes	yes	N		4G	4G	Y			2012	2014	MIPS data sheets	Harvard arch		
hc11core		stable	Green Mountain Co	68HC11	8	8x	aria-2	James Brakefiel	1962	A			116	##	q13.1	0.33	4.0	4.9	vhdl	1	hc11rtl	yes	yes	?	N	64K	64K	N	53	8	2	2000		6811 data sheets	restricted use license, with correction http://www.gmvhdl.com/hc11core.ht	
hc11core		stable	Green Mountain Co	68HC11	8	8x	kintex-7-3	James Brakefiel	2190	6			127	##	q14.1	0.33	4.0	4.8	vhdl	1	hc11rtl	yes	yes	?	N	64K	64K	N	53	8	2	2000		6811 data sheets	restricted use license, with correction http://www.gmvhdl.com/hc11core.ht	
tv80	TV80	mature	Guy Hutchison, Hov	Z80	8	8x	cyclone-2	James Brakefiel	2148	4			63	##	q11.1	0.33	3.0	3.2	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y			2004	2012		z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations	
tv80	TV80	mature	Guy Hutchison, Hov	Z80	8	8x	cyclone-4	James Brakefiel	2193	4			86	##	q13.1	0.33	3.0	4.3	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y			2004	2012		z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations	
tv80	TV80	mature	Guy Hutchison, Hov	Z80	8	8x	aria-2	James Brakefiel	1413	A			139	##	q13.1	0.33	3.0	10.9	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y			2004	2012		z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations	
tv80	TV80	mature	Guy Hutchison, Hov	Z80	8	8x	spartan-3-5	James Brakefiel	2095	4			54	##	q14.1	0.33	3.0	2.9	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y			2004	2012		z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations	
tv80	TV80	mature	Guy Hutchison, Hov	Z80	8	8x	spartan-6-3	James Brakefiel	1180	6			83	##	q14.1	0.33	3.0	7.8	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y			2004	2012		z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations	
tv80	TV80	mature	Guy Hutchison, Hov	Z80	8	8x	kintex-7-3	James Brakefiel	1207	6			182	##	q14.1	0.33	3.0	16.6	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y			2004	2012		z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations	
hivek		alpha	Hadley Magno	VLIW	32									##	q14.1		1.0		vhdl	18	hivek										2013			two inst per clock	incomplete source code	
hicovec	HiCoVec a config	beta	Harald Manske, Gu	RISC	32	32	kintex-7-3	James Br	compiler erro	6				##	q14.1	1.00	1.0		vhdl	28	cpu	yes	asm	N				Y			2008	2010		hybrid scalar & vector processor		
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	cyclone-4-6	James Brakefiel	5153	4			79	##	q13.1	1.00	1.5	10.2	verilog	23	eco32	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div	
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	spartan-3-5	James Brakefiel	4564	4		10	51	##	q14.1	1.00	1.5	7.4	verilog	23	eco32	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div	downloaded ISE project run, has *.ucf
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	cyclone-2	James Brakefiel	4840	4		2	56	##	q11.1	1.00	1.5	7.8	verilog	17	cpu	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div	
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	cyclone-4-6	James Brakefiel	5153	4			79	##	q13.1	1.00	1.5	10.2	verilog	23	cpu	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div	
eco32	SOC:ECO32	stable	Hellwing Ge																																	

j1		stable	James Bowman	forth	16	16	kintex-7-3	James Br	syntax errors	6					14.7	0.80	1.0		vhdl	1	j1	yes	forth	N		64K	64K		16		2	2006	2010	excamera.com/sphinx	uCode inst, dual port block RAM	32 deep data & return stacks		
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	cyclone-2	James Br	2 stag	237	4		1	138	##	q11.1	0.04	1.0	23.3	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe ver	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	cyclone-4	James Br	2 stag	238	4		1	138	##	q13.1	0.04	1.0	23.1	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe ver	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	aria-2	James Br	2 stag	167	A			299	##	q13.1	0.04	1.0	71.7	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe ver	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-3-5	James Br	1 stag	85	4		1	157	##	14.5	0.04	1.0	73.7	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-6-3	James Br	1 stag	65	6		1	223	##	14.5	0.04	1.0	137.3	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	kintex-7	James Br	1 stag	63	6		1	358	##	14.5	0.04	1.0	227.2	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
xr16		stable	Jan Gray	RISC	16	16	spartan-2-5	Jan Gray		257	4		2	37			0.67	1.0	96.6	verilog	12	xsoc	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R		
xr16		stable	Jan Gray	RISC	16	16	spartan-2-5	Jan Gray		200	4		2	50			0.67	1.0	167.5	verilog	12	xsoc	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	handcrafted FPGA layout		
xr16		stable	Jan Gray	RISC	16	16	spartan-3-5	James Brakefiel		392	4			80	##	14.7	0.67	1.0	136.2	verilog	4	xr16	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16		stable	Jan Gray	RISC	16	16	virtex-4	James Brakefiel		392	4			149	##	14.7	0.67	1.0	254.9	verilog	4	xr16	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16		stable	Jan Gray	RISC	16	16	spartan-6-3	James Brakefiel		283	6			98	##	14.7	0.67	1.0	233.2	verilog	4	xr16	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better		
xr16		stable	Jan Gray	RISC	16	16	virtex-5-2	James Brakefiel		288	6			131	##	14.7	0.67	1.0	305.9	verilog	4	xr16	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16		stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakefiel		273	6			263	##	14.7	0.67	1.0	644.8	verilog	4	xr16	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better		
xr16		stable	Jan Gray	RISC	16	16	spartan-3-5	James Brakefiel		502	4			82	##	14.7	0.67	1.0	109.6	verilog	12	xsoc	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16		stable	Jan Gray	RISC	16	16	virtex-4	James Brakefiel		511	4			154	##	14.7	0.67	1.0	201.5	verilog	12	xsoc	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16		stable	Jan Gray	RISC	16	16	spartan-6-3	James Brakefiel		336	6			92	##	14.7	0.67	1.0	183.6	verilog	12	xsoc	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16		stable	Jan Gray	RISC	16	16	virtex-5-2	James Brakefiel		369	6			136	##	14.7	0.67	1.0	247.8	verilog	12	xsoc	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16		stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakefiel		337	6			202	##	14.7	0.67	1.0	402.0	verilog	12	xsoc	yes		N		64K	64K		16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode vastly bette		
cpu6502_tru	cpu6502_tc	stable	Jens Gutschmidt	6502	8	8x	kintex-7-3	James Brakefiel		1678	6			159	##	14.7	0.33	4.0	7.8	vhdl	7	r6502_tc	yes		N	N	64K	64K	Y			2008	2010		6502 data sheets			
cpu65c02_tru	cpu65c02_tc	stable	Jens Gutschmidt	6502	8	8x	spartan-6-3	James Br	latch v	4794	6			47	##	14.7	0.33	4.0	0.8	vhdl	8	core		yes	N	N	64K	64K	Y			2008	2013		6502 data sheets			
popcorn		stable	Jeung Joon Lee	accum	8	8x	spartan-6-3	James Brakefiel		268	6			171	##	14.7	0.33	1.0	210.9	verilog	4	pc	yes		N		64K	64K	Y	43		2000			small 8 bit uP			
popcorn		stable	Jeung Joon Lee	accum	8	8x	kintex-7-3	James Brakefiel		267	6			347	##	14.7	0.33	1.0	428.4	verilog	4	pc	yes		N		64K	64K	Y	43		2000			small 8 bit uP			
myblaze	myBlaze	mature	Jian Luo	uBlaze	32	32														myhdl			yes	yes	N		4G	4G	Y		32	2010	2010	microBlaze data sheets	clone, python code generators			
leon		stable	Jiri Gaisler, Jan And	SPARC	32	32				3500										vhdl	100s	leon3x	yes	yes	Y		4G	4G		64		2003	2013	SPARC data sheets	customized for ~50 FPGA boards, configurable			
rise		beta	Jlechner etal	RISC	16	16	kintex-7-3	James Br	missing black	6	1					14.7	0.67	1.0		vhdl	26	rise	yes	asm	N		64K	64K		16	5	2006	2010	en.wikiversity.org/wiki	ARM style register usage			
scarts	Scarts Processor	beta	Jlechner, Martin W	RISC	16	16	kintex-7-3	James Br	missing signal	6						14.7	0.67	1.0		vhdl	18	scarts	yes	N		64K	64K		122	16	4	2011	2012		GCC compiler			
arm4u	ARM4U	stable	Joanathan Masur, X	ARM7	32	32	cyclone-2	James Brakefiel		2084	4	3	12	43	##	q11.1	0.75	1.0	15.4	vhdl	12	cpu	yes	ues	N		4G	4G	Y	80	16	5	2013	2014	ARM7 data sheets	university project	altera memory	
arm4u	ARM4U	stable	Joanathan Masur, X	ARM7	32	32	cyclone-4-6	James Brakefiel		2809	4			8	43	##	q13.1	0.75	1.0	11.5	vhdl	12	cpu	yes	ues	N		4G	4G	Y	80	16	5	2013	2014	ARM7 data sheets	university project	altera memory
arm4u	ARM4U	stable	Joanathan Masur, X	ARM7	32	32	aria-2	James Brakefiel		1668	A	4	8	66	##	q13.1	0.75	1.0	29.5	vhdl	12	cpu	yes	ues	N		4G	4G	Y	80	16	5	2013	2014	ARM7 data sheets	university project	altera memory	
ourisc	16-bit Open uRISC	alpha	Joao Carlos		16	16	stratix-4	Joao Carlos		500	A	1		550			0.67	1.0	737.0	vhdl										26		2013	2013		very incomplete source code			
pdp8	PDP-8 Processor	alpha	Joe Manojlovic, Ro	PDP8	12	12	spartan-6-3	James Brakefiel		1332	6	1		81	##	14.7	0.50	2.0	15.1	vhdl	55	cpu	yes	yes	N	N	32K	32K			8	2012	2013	PDP8 data sheets	Boots OS/8, runs apps, several variants			
pdp8	PDP-8 Processor	alpha	Joe Manojlovic, Ro	PDP8	12	12	kintex-7-3	James Brakefiel		1219	6	1		183	##	14.7	0.50	2.0	37.5	vhdl	55	cpu	yes	yes	N	N	32K	32K			8	2012	2013	PDP8 data sheets	Boots OS/8, runs apps, several variants			
jam		stable	Johan Thelin etal	RISC	32	32	kintex-7-3	James Brakefiel		1369	6			143	##	14.7	1.00	1.0	104.2	vhdl	17	cpu	yes		N	Y	128K	128K			32	5	2002			serial multiply & divide		
risc16f84	risc16f84	stable	John Clayton	PIC16	8	14	kintex-7-3	James Brakefiel		331	6			333	##	14.7	0.33	1.0	332.3	verilog	1	risc16f84	yes	yes	N	Y	256	4K	Y			2002	2013	PIC16 data sheets	derived from CQPIC by Sumio Morioka			
micro16b		beta	John Kent	accum	16	16	kintex-7-3	James Brakefiel		205	6			434	##	14.7	0.33	2.0	349.0	vhdl	1	u16bcpu	yes	asm	N	N	64K	4K	Y	8		2002	2008	members.optushome.	very limited inst set	MIPS/clk adj'd, 2 clks/inst		
micro16b		beta	John Kent	accum	16	16	spartan-3E	James Brakefiel		467	4		3	76	##	14.7	0.33	2.0	26.9	vhdl	13	Micro16b	yes	asm	N	N	64K	4K	Y	8		2002	2008	members.optushome.	SOC version, very limited inst set	MIPS/clk adj'd, 2 clks/inst		
micro8a		beta	John Kent	accum	8	16	kintex-7	James Brakefiel		531	6			204	##	14.7	0.33	3.0	42.3	vhdl	11	Micro8	yes	yes	N	N	2K	2K	Y			2002	2002	members.optushome.	derived from Tim Boscke's mcpu, not perfected			
system05	SOC:system05	beta	John Kent	6805	8	8x	kintex-7-3	James Brakefiel		834	6			204	##	14.7	0.33	4.0	20.2	vhdl	10	System05	yes	yes	N	N	64K	64K	Y			2003	2009	6805 data sheets				
system09	SOC:system09	stable	John Kent	6809	8	8x	spartan-6-3	James Brakefiel		2127	6			64	##	14.7	0.33	3.0	3.3	vhdl	40	cpu09l	yes	yes	N	N	64K	64K	Y			2003	2012	6809 data sheets	from John Kent web page			
system09	SOC:system09	stable	John Kent	6809	8	8x	kintex-7-3	James Brakefiel		1945	6			154	##	14.7	0.33	3.0	8.7	vhdl	40	cpu09l	yes	yes	N	N	64K	64K	Y			2003	2012	6809 data sheets	from John Kent web page			
system11		alpha	John Kent, David Bu	68HC11	8	8x	kintex-7-3	James Brakefiel		1218	6			153	##	14.7	0.33	4.0	10.3	vhdl	17	cpu11	yes	yes	N	N	64K	64K	Y			2003	2009	6811 data sheets	known bugs & untested instructions			
system68	System68	stable	John Kent, David Bu	6801	8	8x	spartan-3-5	James Brakefiel		2235	4		4	46	##	14.7	0.33	4.0	1.7	vhdl	21	cpu68	yes	yes	N	N	64K	64K	Y			2003	2009	6801 data sheets				
jpu16		stable	Joksan Alvarado	RISC	16	26	kintex-7-3	James Br	missing RAM I	6						14.7	0.67	1.0		vhdl	9	JPU16	yes	asm	N		64K	64K		16		2012		https://github.com/jq	32 deep call stack, 8 addressing modes			
leros32	Leros-32	simulator	Jon Pry	accum	32	16	kintex-7-3	James Br	missing memory components											vhdl	10	leros_nexys2		N		4G	4G				2013		https://github.com/jq	see Leros entry, simulation only	missing several dual port RAMs			
tinycpu	TinyCPU	alpha	Jordan Earls	RISC	8	16	kintex-7-3	James Br	bit lerr	1182	6			200	##	14.7	0.33	2.0	28.0	vhdl	10	top	asm	N	N	64K	64K		16		2012	2012						
sub86	Small x86 subset	alpha	Jose Risetto	8086	8x	8x														verilog	1	sub86	yes	yes	N	N	64K	64K	Y	7		2012	2013		no segment registers			

picoblaze	picoblaze	stable	Ken Chapman	picoBlaze	8	18	spartan-3-4	James Brakefiel	178	4			182	##	14.7	0.33	2.0	168.9	vhdl	1	kcsmpm3	yes	asm	N			256	2K	Y				2003		picoblaze data sheets	2 clocks per inst	this is the original picoBlaze author
picoblaze	picoblaze	stable	Ken Chapman	picoBlaze	8	18	kintex-7-3	James Br	ROM paramet	6				##	14.7	0.33	2.0		vhdl	1	kcsmpm3	yes	asm	N			256	2K	Y				2003		picoblaze data sheets	2 clocks per inst	this is the original picoBlaze author
or1k-cf	Confluence Open	alpha	Ken	OpenRISC	32	32													confluence																		
gup	HC11 Compatible	stable	Kevin Phillipson	68HC11	8	8x	arria-2	James Brakefiel	925	A	1	1	127	##	q13.1	0.33	4.0	11.3	vhdl	25	gator_up	yes	yes	N	N	64K	64K	Y				2008	2009	6811 data sheets	68HC11 compatible	top level is schematic	
open8_urisc	Open8 uRISC	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Brakefiel	691	6	1		263	##	14.7	0.33	1.0	125.6	vhdl	9	Open8	yes	yes	N		64K	64K	Y		8		2006	2013		accum & 8 regs, clone of Vautomation uRISC processor, in use		
microcore		beta	Klaus Schleisiek	forth	32	8	spartan-6-3	James Brakefiel	591	6		1	71	##	14.7	1.00	1.0	120.1	vhdl	10	core	yes	asm	N	Y	2M	512K					2004		has several PDFs	indexing into return stack, auto inc/d	AKA uCore110	
microcore		beta	Klaus Schleisiek	forth	32	8	kintex-7-3	James Brakefiel	644	6			149	##	14.7	1.00	1.0	231.3	vhdl	10	core	yes	asm	N	Y	2M	512K					2004		has several PDFs	indexing into return stack, auto inc/d	AKA uCore110	
oks8	oks8	alpha	Kongzlie	ARM7	32	32	kintex-7-3	James Br	bad coding pri	6				##	14.7	0.67	1.0		verilog	8	oks8	yes	yes	N		64K	64K	Y				2006	2009		clone of KS86C4204/C4208/P4208, SAM87R1 instruction set		
latticemicro8		stable	Lattice Semiconduc	RISC	8	18	LFE2	Lattice Semicon	265	4			104				0.33	2.0	64.4	vhdl	10	isp8_cor	yes	yes	N		256	4K	Y		32		2005	2010	en.wikipedia.org/wiki/	16 deep call stack, four configurations	
mips_fault_t	Mips-FaultTolera	stable	Lazaridis	MIPS	32	32													vhdl			yes	yes	N		4G	4G	Y		32		2013		MIPS data sheets	arithmetic includes fault detection		
mipsr2000	mipsr2000	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakefiel	1971	6	4	6	71	##	14.7	1.00	1.0	36.2	vhdl	35	Dm	yes	yes	N		4G	4G	Y		32	5	2012	2013	MIPS data sheets	course project		
mips_enhanced	MIPS_enhanced	stable	Lazaridis Dimitris, Id	SPARC	32	32													vhdl		leon3mp	yes	yes	N		4G	4G	Y		32		2010	2011	tar file does not match	based on mips789, added cache?? Only source is for Leon3		
distributed_i	Distributed limit	planning	Leo Ger		16	16													vhdl	11	mini_up_x16			N		64K	64K					2009	2009		single stack and 4 data registers		
opencpu32	OpenCPU32	planning	Leonardo Araujo dos Dantos		32	32													vhdl	22	pkgOpenCPU32			N						16		2012	2012		built to test division algorithms		
dragonfly		beta	LEOX team	MISC	16	16	kintex-7-3	James Brakefiel	788	6			164	##	14.7	0.67	1.0	139.3	vhdl	6	dgf_core	yes		N		256	2K					2001		www.leox.org	unusual, uses FIFOs		
mips789	mips789	stable	Li Wei	MIPS	32	32	kintex-7-3	James Brakefiel	1432	6		1	171	##	14.7	1.00	1.0	119.1	verilog	10	mips_cor	yes	yes	N		4G	4G	Y		32		2007	2009	MIPS data sheets			
mips789	mips789	stable	Li Wei	MIPS	32	32	kintex-7-3	James Brakefiel	1432	6		1	171	##	14.7	1.00	1.0	119.1	verilog	10	mips_cor	yes	yes	N		4G	4G	Y		32		2007	2009	MIPS data sheets			
lwrisc	ClairRISC	stable	Li Wu	accum	8	12	arria-2	James Brakefiel	88	A		1	230	##	q13.1	0.17	1.0	443.6	verilog	9	risc_core	asm	N	Y	256	2K	Y	16			2008	2009		simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIF		
neptune-core	The Neptune Co	planning	Llama																no source																		
secretblaze		beta	Lyonel Barthe	uBlaze	32	32	spartan-3-4	Lyonel Barthe	1563	4			91		i12.1	1.00	1.0	58.2	vhdl	26	sb_core		yes			4G	4G	Y	86	32	5	2010	2012	www.lirmm.fr/ADAC/			
hmta	HyperMTA	planning	Mahesh Palve	accum	8	16													no files					Y						64		2002	2009		up to 256 threads		
risc_core_i	RISC_Core_I	planning	Manuel Imhof	RISC	16	16	kintex-7-3	James Brakefiel	349	6	1		717	##	14.7	0.67	1.0	1377.2	vhdl	13	CPU	yes	asm	N		1K	1K			8	4	2001	2009		Havard arch	dubious Fmax	
or2k	OpenRISC 2000	planning	Marcus Erlandsson etal		32	32													no source																		
dcpu16		beta	Marcus Persson , S	RISC	16	16	kintex-7-3	James Brakefiel	662	6	1		318	##	14.7	0.67	4.0	80.4	vhdl & ve	5	dcpu16	yes	asm	N	N	64K	64K	N	37	8		2009	2012	https://github.com/dc	for the 0X10c game	4+ addressing modes, 4 & 5-bit reg /m	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	Martin Schoebe	189	4		1	160			0.67	1.0	567.2	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3	Martin Schoebe	188	4		1	129			0.67	1.0	459.7	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoebe	112	6		1	182			0.67	1.0	1088.8	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-2	James Brakefiel	259	4		1	122	##	q11.1	0.67	1.0	316.5	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	James Brakefiel	238	4		1	149	##	q13.1	0.67	1.0	420.7	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	arria-2	James Brakefiel	164	A		1	266	##	q13.1	0.67	1.0	1086.2	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3-5	James Brakefiel	247	4		1	105	##	14.7	0.67	1.0	285.7	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	James Brakefiel	174	6		1	155	##	14.7	0.67	1.0	595.9	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	kintex-7-3	James Brakefiel	169	6		1	274	##	14.7	0.67	1.0	1084.7	vhdl	5	leros	yes	yes	N	Y	256	64K			2	2	2008	2012	Leros: A Tiny Microcor	256 word data RAM, PIC like	short LUT inst ROM	
jop	JOP a Java Optim	stable	Martin Schoeberl et	forth	16	16	yclone-1	Martin Schoebe	2000	4			100		q10.0	0.67	1.0	33.5	vhdl	11	core	yes	yes	N		256K	256K					2004	2014	https://github.com/jop	leros is his later effort	java app builds some source code files	
system6801	Wishbone Syst	stable	Michael L. Hasenfr	6801	8	8x	yclone-3	James Brakefiel	1507	4		3	73	##	14.7	0.33	4.0	4.0	vhdl	15	wb_cyclc	yes	yes	N	N	64K	64K	Y				2003	2009	6801 data sheets	based on John Kent's 6801	tested on Apex20K, Cyclone & Straix b	
m16c5x	SoC:M16C5x	mature	Michael Morris	PIC16	8	14	spartan-3-4	Michael Morris	1265	4		3	60	##		0.33	1.0	15.7	verilog	3	m16C5x	yes	yes	N	Y	256	4K	Y				2013	2014	PIC16 data sheets	SOC LUT count	core at P16C5X	
m65c02	M65C02	mature	Michael Morris	6502	8	8x	spartan-3	Michael Morris	661	4		3	74			0.33	4.0	9.2	verilog	13	M65C02	yes	yes	N	N	64K	64K	Y				2013	2014	6502 data sheets			
m65c02	M65C02	mature	Michael Morris	6502	8	8x	spartan-3-5	James Brakefiel		4		3		##	14.7	0.33	4.0		verilog	13	M65C02	yes	yes	N	N	64K	64K	Y				2013	2014	6502 data sheets			
m65c02	M65C02	mature	Michael Morris	6502	8	8x	spartan-6-3	James Brakefiel	466	6		3	118	##	14.7	0.33	4.0	20.8	verilog	13	M65C02	yes	yes	N	N	64K	64K	Y				2013	2014	6502 data sheets			
m65c02	M65C02	mature	Michael Morris	6502	8	8x	kintex-7-3	James Brakefiel	661	6		3		##	14.7	0.33	4.0		verilog	13	M65C02	yes	yes	N	N	64K	64K	Y				2013	2014	6502 data sheets			
p16c5x	P16C5x	mature	Michael Morris	PIC16	8	14	yclone-2	James Brakefiel	1216	4			87	##	q11.1	0.33	1.0	23.7	verilog	3	P16C5x	yes	yes	N	Y	256	4K	Y				2013	2014	PIC16 data sheets			
p16c5x	P16C5x	mature	Michael Morris	PIC16	8	14	yclone-4	James Brakefiel	1201	4			102	##	q13.1	0.33	1.0	27.9	verilog	3	P16C5x	yes	yes	N	Y	256	4K	Y				2013	2014	PIC16 data sheets			
p16c5x	P16C5x	mature	Michael Morris	PIC16	8	14	arria-2	James Brakefiel	649	A			176	##	q13.1	0.33	1.0	89.7	verilog	3	P16C5x	yes	yes	N	Y	256	4K	Y				2013	2014	PIC16 data sheets			
p16c5x	P16C5x	mature	Michael Morris	PIC16	8	14	spartan-3-5	James Brakefiel	487	4			90	##	14.7	0.33	1.0	60.7	verilog	3	P16C5x	yes	yes	N	Y	256	4K	Y				2013	2014	PIC16 data sheets			
p16c5x	P16C5x	mature	Michael Morris	PIC16	8	14	spartan-6-3	James Brakefiel	352	6			133	##	14.7	0.33	1.0	124.2	verilog	3	P16C5x	yes	yes	N	Y	256	4K	Y				2013	2014	PIC16 data sheets			
p16c5x	P16C5x	mature	Michael Morris	PIC16	8	14	kintex-7-3	James Brakefiel	378	6			252	##	14.7	0.33	1.0	220.2	verilog	3	P16C5x	yes	yes	N	Y	256	4K	Y				2013	2014	PIC16 data sheets			
synpic12		stable	Miguel Angel Ajo Pe	PIC12	8	12	yclone-2-6	James Br	ROM	1436	4		1	76	##	q11.1	0.33	1.0	17.5	vhdl	7	synpic12	yes	yes	N	N	256	2K	Y				2011	2011	PIC12 data sheets	CHDL to verilog	http://projects.nbee.es/display/IPCOR
synpic12		stable	Miguel Angel Ajo Pe	PIC12	8	12	yclone-4-6	James Br	ROM	1417	4		1	96	##	q13.1	0.33	1.0	2																		

nextz80	NextZ80	stable	Niklaus Wirth	RISC	32	32	106	##	14.7	0.33	3.0	10.9	verilog	3	NextZ80	yes	yes	N	N	64K	64K	Y					2011	2014	z80 data sheets		
risco		beta	Niklaus Wirth	RISC	32	32	110	##	14.7	0.67	1.0	61.9	verilog	8	RISCO	yes	yes	N	N	4G	4G	Y					2011		minimalist Wirth, education tool		
ris5		beta	Niklaus Wirth	RISC	32	32	111	##	14.7	1.00	1.0	8.5	verilog	8	RISC5	yes	yes	Y	Y	4G	4G	Y			16		2013		minimalist Wirth, part of Project Oberon	32x32 multiplier	
ris5		beta	Niklaus Wirth	RISC	32	32	111	##	14.7	1.00	1.0	15.4	verilog	8	RISC5	yes	yes	Y	Y	4G	4G	Y			16		2013		minimalist Wirth, part of Project Oberon	32x32 multiplier ?	
ris5		beta	Niklaus Wirth	RISC	32	32	111	##	14.7	1.00	1.0	31.0	verilog	8	RISC5	yes	yes	Y	Y	4G	4G	Y			16		2013		minimalist Wirth, part of Project Oberon	32x32 multiplier	
ris5		beta	Niklaus Wirth	RISC	32	32	111	##	14.7	1.00	1.0	11.4	verilog	8	RISC5	yes	yes	Y	Y	4G	4G	Y			16		2013		minimalist Wirth, part of Project Oberon	32x32 multiplier	
ris5		beta	Niklaus Wirth	RISC	32	32	111	##	14.7	1.00	1.0	24.3	verilog	8	RISC5	yes	yes	Y	Y	4G	4G	Y			16		2013		minimalist Wirth, part of Project Oberon	32x32 multiplier	
ris5		beta	Niklaus Wirth	RISC	32	32	111	##	14.7	1.00	1.0	37.8	verilog	8	RISC5	yes	yes	Y	Y	4G	4G	Y			16		2013		minimalist Wirth, part of Project Oberon	32x32 multiplier	
ag_6502	ag_6502 soft core	beta	Oleg Odintsov	RISC	8	8x	176	##	14.7	0.33	4.0	4.2	verilog	2	ag_6502	yes	N	N	64K	64K	Y						2012	2012	6502 data sheets	verilog code generation, "phase level accurate"	
ag_6502	ag_6502 soft core	beta	Oleg Odintsov	RISC	8	8x	50			0.33	4.0	4.2	verilog	2	ag_6502	yes	N	N	64K	64K	Y						2012	2012	6502 data sheets	verilog code generation, "phase level accurate"	
ag_6502	ag_6502 soft core	beta	Oleg Odintsov	RISC	8	8x	80	##	14.7	0.33	4.0	8.2	verilog	2	ag_6502	yes	N	N	64K	64K	Y						2012	2012	6502 data sheets	verilog code generation, "phase level accurate"	
ag_6502	ag_6502 soft core	beta	Oleg Odintsov	RISC	8	8x	176	##	14.7	0.33	4.0	17.7	verilog	2	ag_6502	yes	N	N	64K	64K	Y						2012	2012	6502 data sheets	verilog code generation, "phase level accurate"	
openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	52			0.67	2.0	9.9	verilog	30	openMSP430	yes	yes	N	N	64K	64K	Y			16		2009	2014	msp430 data sheets	performance spreadsheet	
openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	98			0.67	2.0	28.5	verilog	30	openMSP430	yes	yes	N	N	64K	64K	Y			16		2009	2014	msp430 data sheets	performance spreadsheet	
openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	68			0.67	2.0	15.9	verilog	30	openMSP430	yes	yes	N	N	64K	64K	Y			16		2009	2014	msp430 data sheets	performance spreadsheet	
openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	116			0.67	2.0	27.9	verilog	30	openMSP430	yes	yes	N	N	64K	64K	Y			16		2009	2014	msp430 data sheets	performance spreadsheet	
zpu	ZPU the worlds smallest	stable	Oyvind Harboe	forth	32	8	85			0.10	1.0	19.3	vhdl	23	zpu_core	yes	yes	N	N	4G	4G	Y	37			2008	2009	opensource.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz		
zpu	ZPU the worlds smallest	stable	Oyvind Harboe	forth	32	8	135			0.10	1.0	10.7	vhdl	23	zpu_core	yes	yes	N	N	4G	4G	Y	37			2008	2009	opensource.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz		
zpu	ZPU the worlds smallest	stable	Oyvind Harboe	forth	32	8	283	##	14.7	0.10	1.0	26.4	vhdl	23	zpu_core	yes	yes	N	N	4G	4G	Y	37			2008	2009	opensource.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz	zpu4 core	
zpu	ZPU the worlds smallest	stable	Oyvind Harboe	forth	32	8	276	##	14.7	0.10	1.0	20.4	vhdl	23	zpu_core	yes	yes	N	N	4G	4G	Y	37			2008	2009	opensource.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz	zpu4 core	
pacoBlaze		mature	Pablo Kocic	picoBlaze	8	18	117			0.33	2.0	109.1	verilog	18	pacoblaze	yes	asm	N	N	256	2K	Y	57		2		2006		bleyer.org/pacoblaze	3 versions, behavioral coding	
pacoBlaze		mature	Pablo Kocic	picoBlaze	8	18	117			0.33	2.0	109.1	verilog	18	pacoblaze	yes	asm	N	N	256	2K	Y	57		2		2006		bleyer.org/pacoblaze	3 versions, behavioral coding	
usimplez	MicroSimplez	stable	Pablo Salvadeo et al	accum	12	12	134			0.17	1.0	475.9	vhdl	3	usimplez_cpu	yes	N	N	512	512	Y	8					2011		http://www.gti-det.uv.es	part of university course, simplez+14 MIPS/MHz reduced due to few inst	
gumnut		stable	Peter Ashenden	RISC	8	18	53	##	q11.1	0.33	1.0	5.7	verilog	6	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	68	##	q13.1	0.33	1.0	7.2	verilog	6	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	120	##	q13.1	0.33	1.0	31.2	verilog	6	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	74	##	14.7	0.33	1.0	59.1	verilog	6	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	118	##	14.7	0.33	1.0	126.9	verilog	6	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	185	##	14.7	0.33	1.0	200.4	verilog	6	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	175	##	14.7	0.33	1.0	175.8	vhdl	20	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	259	##	14.7	0.33	1.0	220.7	verilog	6	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
gumnut		stable	Peter Ashenden	RISC	8	18	275	##	14.7	0.33	1.0	216.2	vhdl	9	gumnut	yes	asm	N	Y	256	4K	Y		8			2007		http://digitaldesign.as	see Digital Design: An Embedded Systems Approach Using VHDL	
msl16		beta	Philip Leong, Tsang	forth	16	4	256	##	14.7	0.67	1.0	566.4	vhdl	13	cpu	yes	asm	N	N	256				16			2001			CPLD prototype	
minimips	miniMIPS	stable	Poppy tet	MIPS	32	32	118	##	14.7	1.00	1.0	40.1	vhdl	12	minimips	yes	yes	N	N	4G	4G	Y		32	5				MIPS I		
or10		simulator	R. Diez	OpenRISC	32	32				1.00	2.0		verilog	6	or10_top	yes	yes	N	M	4G	4G	Y		32			2012	2014		no longer maintained	
minsoc	minsoc	stable	Raul Fajardo et al	OpenRISC	32	32	48	##	q11.1	1.00	1.0	10.2	verilog	88	or1200_top	yes	yes	Y	M	4G	4G	Y		32			2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches	
minsoc	minsoc	stable	Raul Fajardo et al	OpenRISC	32	32				q13.1	1.00	1.0	verilog	88	or1200_top	yes	yes	Y	M	4G	4G	Y		32			2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches	
minsoc	minsoc	stable	Raul Fajardo et al	OpenRISC	32	32	13	##	14.7	1.00	1.0		verilog	88	or1200_top	yes	yes	Y	M	4G	4G	Y		32			2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches	
minsoc	minsoc	stable	Raul Fajardo et al	OpenRISC	32	32	107	##	14.7	1.00	1.0	21.7	verilog	88	or1200_top	yes	yes	Y	M	4G	4G	Y		32			2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches	
mcs-4	4004 CPU & MC	alpha	Reece Pollack	4004	4	4	376	##	14.7	0.16	4.0	66.0	verilog	7	i4004	yes	N	N	4K	4K	N						2012	2012	4004 data sheets	4004 was multi-chip	clocks/inst is approx
oc54x	OpenCores54x D	beta	Richard Herveille	DSP	16	16	180	##	14.7	0.67	1.0	54.1	verilog	10	oc54_cpu	yes	yes	N	Y	64K	64K	Y					2002	2009		40-bit accumulator, barrel shifter	C54x clone
8bit_chapman		beta	Rob Chapman, Steve	forth	8	8				14.7	0.33	1.0	vhdl	10	top	yes	N	N	256	256							1998			course work	
dataflow_chapman		alpha	Rob Chapman, Steve	forth	8	8				14.7	0.33	1.0	vhdl	27	DataFlow	yes	N	N	256	256							2003			course work	
klc32	KLC32	planning	Robert Finch	RISC	32	32							verilog	25	KLC32	yes	N	N	4G	4G	Y						2011	2012			
raptor64	Raptor64	planning	Robert Finch	RISC	64	32				14.7	1.50	1.0	verilog	48	Raptor64	yes	yes	Y	Y	2<<64	2<<64	Y		32			2012	2013		8-16-32-64 bit data, cache, MMU, hyper-threaded version also	
rtf65002	RTF65002	alpha	Robert Finch	accum	32	8x	78	##	14.7	0.67	2.0	1.9	verilog	10	rtf65002	yes	N	N	4G	4G	Y		16				2013	2013		32-bit 6502 + 6502 emulation	"proven"
rtf65002	RTF65002	alpha	Robert Finch	accum	32	8x	111	##	v14.1	0.67	2.0	3.3	verilog	10	rtf65002	yes	N	N													

aquarius	aquarius	stable	Thorn Aitch	SuperH-2	32	16	cyclone-4-6	James Brakefiel	6034	4		32	43	##	q13.1	1.00	1.0	7.2	verilog	21	top	yes	yes	N		4G	4G	Y			2003	2009	SuperH data sheets			
aquarius	aquarius	stable	Thorn Aitch	SuperH-2	32	16	arria-2	James Brakefiel	3209	A	4	32	70	##	q13.1	1.00	1.0	22.0	verilog	21	top	yes	yes	N		4G	4G	Y			2003	2009	SuperH data sheets			
aquarius	aquarius	stable	Thorn Aitch	SuperH-2	32	16	spartan-3-5	James Brakefiel	5618	4	2	32	31	##	14.7	1.00	1.0	5.5	verilog	21	top	yes	yes	N		4G	4G	Y			2003	2009	SuperH data sheets			
aquarius	aquarius	stable	Thorn Aitch	SuperH-2	32	16	spartan-6-3	James Brakefiel	4180	6	2	12	49	##	14.7	1.00	1.0	11.8	verilog	21	top	yes	yes	N		4G	4G	Y			2003	2009	SuperH data sheets			
aquarius	aquarius	stable	Thorn Aitch	SuperH-2	32	16	kintex-7-3	James Brakefiel	4071	6	2	10	97	##	14.7	1.00	1.0	23.7	verilog	21	top	yes	yes	N		4G	4G	Y			2003	2009	SuperH data sheets			
mcpu	MCPU A minima	stable	Tim Boscke	accum	8	8	spartan-6-3	James Brakefiel	41	6			384	##	14.7	0.08	1.0	749.0	vhdl	1	tb02cpu2	yes	asm	N		6G	64	Y	4		2007	2014		fits into 32 macrocell CPLD	reduced MIPS/clk due to only 4 inst	
tg68	TG68 execute 68	stable	Tobias Gubener	68000	16	16x	kintex-7-3	James Brakefiel	2331	6			44	##	14.7	0.67	4.0	3.2	vhdl	2	TG68_fas	yes	yes	N	N	4G	4G	Y		16	2007	2012	68000 data sheets	for use with Minimig		
pic_coonan		alpha	Tom Coonan	PIC16	8	14	kintex-7-3	James Brakefiel	328	6		1	165	##	14.7	0.33	1.0	166.1	verilog	7	piccpu	yes	yes	N	Y	256	4K	Y			1999		PIC16 data sheets			
cf_ssp	CF State Space P	stable	Tom Hawkins	?															confluence										2003	2009		confluence to VHDL				
fpgamix		stable	Tommy Thorn	MMIX	64	32	arria-2	James Brakefiel	11605	A	8	10	94	##	q13.1	1.50	4.0	3.0	system ve	2	core	yes	yes	Y	Y	4G	4G	Y	256	288	2006	2008		clone of Knuth's MMIX	micro-coded	
fpgamix		stable	Tommy Thorn	MMIX	64	32	kintex-7-3	James Br	unacceptable	6				##	14.7	1.50	4.0		system ve	2	core	yes	yes	Y	Y	4G	4G	Y	256	288	2006	2008		clone of Knuth's MMIX	micro-coded	
dalton_8051		stable	Tony Givargis	8051	8	8x	kintex-7-3	James Brakefiel	2725	6	1	1	105	##	14.7	0.33	1.0	12.7	vhdl	7	i8051_all	yes	yes	N	N	64K	64K	Y			1999	2003	8051 data sheets	ASIC	www.cs.ucr.edu/~dalton/	
hd63701	HD63701 compa	planning	Tsuyoshi Hasegawa	6801	8	8x	spartan-3-5	James Brakefiel	1937	4	1	3	20	##	14.7	0.33	4.0	0.9	verilog	6	HD63701_CORE	N	N	N	N	64K	64K	Y			2014			Used in Atari game console, 6801 clone?		
hd63701	HD63701 compa	planning	Tsuyoshi Hasegawa	6801	8	8x	spartan-6-3	James Brakefiel	1412	6	1	3	31	##	14.7	0.33	4.0	1.8	verilog	6	HD63701_CORE	N	N	N	N	64K	64K	Y			2014			Used in Atari game console, 6801 clone?		
ic6821	vhdl core of IC68	beta	Ttsenis		8														vhdl	1	VHDL682	yes							2005	2009	6800 data sheets	VHDL for M6821				
68hc05	68hc05	stable	Ulrich Riedel	6805	8	8x	kintex-7-3	James Brakefiel	1225	6			300	##	14.7	0.33	4.0	20.2	vhdl	1	6805		yes	N	N	64K	64K	Y			2007	2009	6805 data sheets			
68hc08	68hc08	stable	Ulrich Riedel	6808	8	8x	kintex-7-3	James Brakefiel	2290	6			101	##	14.7	0.33	4.0	3.6	vhdl	1	x68ur08		yes	N	N	64K	64K	Y			2007	2009	6808 data sheets			
tiny64	Tiny64	stable	Ulrich Riedel	RISC	64		kintex-7-3	James Br	bit length mis	6					14.7	1.00	1.0		vhdl	7	TinyX		asm	N		64K	64K	Y	16	8	2004	2009		word size configurable from 32 to 64		
tiny8	tiny8	mature	Ulrich Riedel	CISC	8	8x			Flex10K design										ahdl & schematic				asm	N		64K	64K	Y			2002	2009		registers in RAM like TMS9900, uses Altera AHDL, megafunctions & schem		
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-2	James Brakefiel	3952	4		33	67	##	q11.1	1.00	1.0	16.9	system ve	17	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-4-6	James Brakefiel	3874	4		17	81	##	q13.1	1.00	1.0	21.0	system ve	17	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	arria-2	James Brakefiel	2346	A		6	141	##	q13.1	1.00	1.0	60.1	system ve	17	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-3e	James Br	declar	3897	4		9	61	##	i14.7	1.00	1.0	15.6	system ve	16	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	xilinx S3 primitives
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-6-3	James Brakefiel	2546	6		9	91	##	i14.7	1.00	1.0	35.9	system ve	16	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	xilinx S3 primitives	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakefiel	2602	6		5	176	##	i14.7	1.00	1.0	67.5	system ve	16	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	xilinx S3 primitives	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-2	James Brakefiel	3144	4			87	##	q11.1	1.00	2.0	13.8	system ve	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipelin	LPMs & systemVerilog	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-4-6	James Brakefiel	3002	4			88	##	q13.1	1.00	2.0	14.6	system ve	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipelin	LPMs & systemVerilog	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	arria-2	James Brakefiel	1815	A			163	##	q13.1	1.00	2.0	44.9	system ve	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipelin	LPMs & systemVerilog	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-3e	James Brakefiel	2689	4			75	##	i14.7	1.00	2.0	14.0	system ve	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipelin	xilinx S3 primitives	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-6-3	James Brakefiel	1837	6			115	##	i14.7	1.00	2.0	31.4	system ve	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipelin	xilinx S3 primitives	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakefiel	1928	6			236	##	i14.7	1.00	2.0	61.3	system ve	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipelin	xilinx S3 primitives	
mpx	MPX 32-bit CPU	stable	Ultra Embedded		32	32													verilog					N		4G	4G	Y		32	2012	2013		GCC tools, no Verilog		
hpc-16	HPC-16	beta	Umair Siddiqui	RISC	16	16	kintex-7-3	James Brakefiel	875	6			136	##	14.7	0.67	1.0	104.2	vhdl	20	cpu	yes	asm	N		64K	64K	Y	16		2005	2009				
qrisc32	qrisc32 wishbon	alpha	Vlacheslav	RISC	32	32	arria-2	James Brakefiel	3075	A	4		144	##	q13.1	1.00	1.0	46.9	system ve	8	qrisc32	yes	yes	N		4G	4G	Y	32	4	2010	2011		for PhD thesis		
tisc	Tiny Instruction	beta	Vincent Crabtree	accum	8	8x	spartan-6-3	James Brakefiel	198	6			60	##	14.7	0.33	1.0	99.5	vhdl	1	TISC			N		256	1K	Y	2		2009	2009		minimal accumulator machine		
tisc	Tiny Instruction	beta	Vincent Crabtree	accum	8	8x	kintex-7-3	James Brakefiel	195	6			87	##	14.7	0.33	1.0	147.1	vhdl	1	TISC			N		256	1K	Y	2		2009	2009		minimal accumulator machine		
w11	PDP-11/70 CPU	alpha	Walter Mueller	PDP11	8	16x	spartan-6	Walter Mueller	3418	6			80			0.67	2.0	7.8	vhdl	26	pdp11	yes	yes	N	N	4M	4M	Y	8		2010	2013	PDP11 data sheets	Boots UNIX, has MMU & cache, retro project		
w11	PDP-11/70 CPU	alpha	Walter Mueller	PDP11	8	16x	kintex-7-3	James Brakefiel	1760	6	1	1	147	##	14.7	0.67	2.0	28.0	vhdl	118	pdp11_cp	yes	yes	N	N	4M	4M	Y	8		2010	2013	PDP11 data sheets	Boots UNIX, has MMU & cache, retro project		
w11	PDP-11/70 CPU	alpha	Walter Mueller	PDP11	8	16x	kintex-7-3	James Brakefiel	3174	6	1	3	131	##	14.7	0.67	2.0	13.9	vhdl	133	sys_w11	yes	yes	N	N	4M	4M	Y	8		2010	2013	PDP11 data sheets	Boots UNIX, has MMU & cache, retro project		
ucore	Ucore	stable	Whitewill	MIPS	32	32	kintex-7-3	James Brakefiel	2469	6		1	231	##	14.7	1.00	1.0	93.5	verilog	25	ucore	yes	yes	N		4G	4G	Y	32	6	2005	2010	MIPS data sheets	MMU & caches		
soc280		stable	Will Sowerbutts	Z80	8	8x	spartan-6-3	James Br	constr	2568	6	15	93	##	14.7	0.33	3.0	4.0	vhdl	25	top_level	yes	yes	N	N	64K	64K	Y			2013	2014	z80 data sheets	based on Daniel Wallner's T80, for Pa	http://sowerbutts.com/socz80/	
soc280		stable	Will Sowerbutts	Z80	8	8x	kintex-7-3	James Br	source uses Sj	6	8			##	14.7	0.33	3.0		vhdl	25	top_level	yes	yes	N	N	64K	64K	Y			2013	2014	z80 data sheets	based on Daniel Wallner's T80, for Pa	http://sowerbutts.com/socz80/	
suska-III		beta	Wolfgang Forster	68000	16	16x	cyclone-4-6	James Brakefiel	9894	4			34	##	q13.1	0.67	4.0	0.6	vhdl	11	wf68k00	yes	yes	N	N	4G	4G	Y	16		2003	2013	68000 data sheets	for use as an Atari ST	http://www.experiment-s.de/en/	
suska-III		beta	Wolfgang Forster	68000	16	16x	arria-2	James Brakefiel	7388	A			55	##	q13.1	0.67	4.0	1.3	vhdl	11	wf68k00	yes	yes	N	N	4G	4G	Y	16		2003	2013	68000 data sheets	for use as an Atari ST	http://www.experiment-s.de/en/	
leberg		stable	Wolfgang Puffitsch	VLIW	32	32	cyclone-4-6	James Brakefiel	37459	4	25	54	43	##	q13.1	1.00	1.0	1.1	vhdl	57	core	yes	yes	Y		4G	2M	Y	32	4	2011		www2.imm.dtu.dk/~w	upto 4 inst/clock	LPM mem & floating point	
leberg		stable	Wolfgang Puffitsch	VLIW	32	32	arria-2	James Br	failed in fitter	A				##	q13.1	1.00	1.0		vhdl	57	core	yes	yes	Y		4G	2M	Y	32	4	2011		www2.imm.dtu.dk/~w	upto 4 inst/clock	LPM mem & floating point	
marca	McAdam's RISC	stable	Wolfgang Puffitsch	RISC	16	16	arria-2	James Brakefiel	1763	A																										

Column Titles	Details
"A"	A: 1st choice clone, B: 2nd choice clone, W: 1st choice original, X: 2nd choice original
"B"	used to indicate best KIPS/LUT for a given design, usually using fast FPGA family
_uP_cores_test folder	if opencores design is their folder name, otherwise my folder name
opencores name	
status	ASIC, planning, alpha, beta, stable, mature, proprietary
author	First Name, Last Name
style / clone	part number or "forth", RISC, accumulator, etc
data size	data memory word size
inst size	instruction size
FPGA	FPGA family for compile, place, route & timing, usually using fastest part grade
reporter	First Name, Last Name
comments	compile, place, route & timing problems
LUTs ALUT	4-LUT, 6-LUT, Altera ALUT, Actel Tile
LUT?	total number of LUTs or ALUTs used including route-thrus & otherwise unavailable
mults	total number of multipliers/DSPs used; 9x9 multiplier counts divided by two and rounded up
blk RAM	total # of block RAMs used, Xilinx half block RAM counts divided by two and rounded up
Fmax	maximum primary clock speed from compile, place & route run without clock constraints
date	date of compile, place & route; serves to identify source version
tool ver	Altera (Quartus), Xilinx (ISE, Vivado), Lattice Semiconductor(Diamond) or MicroSemi(Libero) tool version number
MIPS /clk	prorated DMIPS per clock, reduced for data word sizes under 32-bits, greater than one for multiple issue processors
clks/ inst	number of clocks per instruction, typically 1.0 for modern pipelined processors, subjective for older uP
KIPS /LUT	figure of merit, does not include effects of memory capacity, floating point or instruction set quality
src code	VHDL or Verilog or System Verilog or schematic or gates
# src files	number of source files for compile, place, route & timing
top file	top file for compile, place, route & timing run
doc	is documentation provided
tool chain	is there a compiler or assembler provided or available
fltg pt	does the compile, place, route & timing run include floating point
Ha vd	separate instruction and data memory(s), there can be more than one data memory, M for MMU & caches
max data	maximum data address
max inst	maximum instruction address
byte adrs	is byte addressing provided
# inst	number of unique instructions, somewhat subjective
# reg	number of registers in register file
pipe len	number of pipeline stages
start year	year of first design activity
last revis	last year for revisions
reference	web address or generic information (for clones)
note worthy	anything special about the design
comments	catchall

ARM Cortex A9	2.50 DMIPS	2.90	1000		
ARM Cortex M0	0.90 DMIPS	1.50	70		
ARM Cortex M3	1.25 DMIPS	2.17	25		
ARM7	0.90	0.74	2.04	600	
AVR	1.00	0.21	0.53	8	
AVR32			1.62	60	
BA21			2.44	400	
Coldfire			2.80	400	
Coldfire			0.77	150	Virtex-5
HCS08		0.04	0.12		4
HC11					4
LEON3/Spartan-6			1.96	100	
MC6809	1.24	0.07	1.86		3
MicroBlaze 3-stage	1.03		1.50		
MicroBlaze 5-stage	1.38		1.90	125	
MIPS32	1.51		2.28		
MSP430		0.40	1.20		2
MSP430			1.10	25	2
Nios II	0.64 DMIPS		0.93	200	
Nios II -e	0.15 DMIPS		0.25		
Nios II -f	1.13 DMIPS		1.60	200	
PIC16	0.25				
PIC18			0.04	40	
PIC24			0.72	1.86	40
PIC32			3.45	80	
Super H-2			1.44	180	
VAX780	1.00 DMIPS		1.50		DMIPS # is by definition
Z80	1.60	0.01	0.03		3
eSi-1600			1.98		