

_up_cores_t est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	reporter	comm ents	LUTs ALUT	LUT? #	mult #	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	ftg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-3	Eric Wallin		1800	4	4	3	200		q13.0	1.00	1.0	111.1	verilog			yes	N			N	40	10	8	2013	2014		4-8 symmetrical stacks, eight threads via pipeline barrel			
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-2	James Brakefield		1633	4	4	44	169	###	q11.1	1.00	1.0	103.4	verilog	core	yes	N			N	40	10	8	2013	2014		4 symmetrical stacks, eight threads via pipeline barrel				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-4	James Brakefield		3046	4	14	115	###	q13.1	1.00	1.0	37.6	verilog	core	yes	N			N	40	10	8	2013	2014		4 symmetrical stacks, eight threads via pipeline barrel					
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-5	James Brakefield		1256	A	6	3	217	###	q13.1	1.00	1.0	172.5	verilog	core	yes	N			N	40	10	8	2013	2014		4 symmetrical stacks, eight threads via pipeline barrel				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	arria-2	James Brakefield		905	A	8	20	284	###	q13.1	1.00	1.0	313.4	verilog	core	yes	N			N	40	10	8	2013	2014		4 symmetrical stacks, eight threads via pipeline barrel				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-2	James Brakefield		2375	4	4	52	165	###	q11.1	1.00	1.0	69.6	verilog	hive_core	yes	N			N	40	10	8	2013	2014		8 symmetrical stacks, eight threads via pipeline barrel				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-4	James Brakefield		3792	4	29	115	###	q13.1	1.00	1.0	30.5	verilog	hive_core	yes	N			N	40	10	8	2013	2014		8 symmetrical stacks, eight threads via pipeline barrel					
hive	hive	stable	Eric Wallin	4-8 stack	32	16	cyclone-5	James Brakefield		1290	A	6	24	177	###	q13.1	1.00	1.0	137.1	verilog	hive_core	yes	N			N	40	10	8	2013	2014		8 symmetrical stacks, eight threads via pipeline barrel				
hive	hive	stable	Eric Wallin	4-8 stack	32	16	arria-2	James Brakefield		1387	A	8	24	283	###	q13.1	1.00	1.0	204.4	verilog	hive_core	yes	N			N	40	10	8	2013	2014		8 symmetrical stacks, eight threads via pipeline barrel				
blue	16-bit CPU Blue	stable	Al Williams	accum	16	16	spartan-3-5	James Bra	remove	1025	4	4	63	###	14.7	0.67	1.0	41.1	verilog	16	topbox	web	yes	N		4K	4K	N	16	2	2009	2010		Caxton Foster's Blue derivative	http://www.youtube.com/watch?v=dt42z		
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	cyclone-2	James Bra	2 stage	237	4	1	138	###	q11.1	0.04	1.0	23.3	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe version	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	cyclone-4	James Bra	2 stage	238	4	1	138	###	q13.1	0.04	1.0	23.1	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe version	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	arria-2	James Bra	2 stage	167	A	1	299	###	q13.1	0.04	1.0	71.7	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe version	
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-3	James Bra	1 stage	85	4	1	157	###	14.5	0.04	1.0	73.7	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-6-3	James Bra	1 stage	65	6	1	223	###	14.5	0.04	1.0	137.3	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
lem1_9	lem1_9	stable	James Brakefield	accum	1	9	kintex-7	James Bra	1 stage	63	6	1	358	###	14.5	0.04	1.0	227.2	vhdl	3	lem1_9n	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	Martin Schoeberl		189	4	1	160			0.67	1.0	567.2	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3	Martin Schoeberl		188	4	1	129			0.67	1.0	459.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoeberl		112	6	1	182			0.67	1.0	1088.8	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-2	James Brakefield		259	4	1	122	###	q11.1	0.67	1.0	316.5	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	James Brakefield		238	4	1	149	###	q13.1	0.67	1.0	420.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	arria-2	James Brakefield		164	A	1	266	###	q13.1	0.67	1.0	1086.2	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3-5	James Brakefield		247	4	1	105	###	14.7	0.67	1.0	285.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	James Brakefield		174	6	1	155	###	14.7	0.67	1.0	595.9	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
leros	Leros	stable	Martin Schoeberl	accum	16	16	kintex-7-3	James Brakefield		169	6	1	274	###	14.7	0.67	1.0	1084.7	vhdl	5	leros	yes	yes	N	Y	256	64K		2	2	2008	2012		Leros: A Tiny Microcontr	256 word data RAM, PIC like	short LUT inst ROM	
rtf65002	RTF65002	alpha	Robert Finch	accum	32	8x	kintex-7-3	James Brakefield		13615	6	4	4	78	###	14.7	0.67	2.0	1.9	verilog	10	rtf65002	yes	N		4G	4G	Y	16		2013	2013			32-bit 6502 + 6502 emulation	"proven"	
rtf65002	RTF65002	alpha	Robert Finch	accum	32	8x	kintex-7-3	James Brakefield		11216	6	4	6	111	###	v14.1	0.67	2.0	3.3	verilog	10	rtf65002	yes	N		4G	4G	Y	16		2013	2013			32-bit 6502 + 6502 emulation	"proven"	
lwisc	ClairISC	stable	Li Wu	accum	8	12	arria-2	James Brakefield		88	A	1	230	###	q13.1	0.17	1.0	443.6	verilog	9	risc_core	asm	N	Y	256	2K	Y	16		2008	2009			simplified PIC, 4 reg rtn stack	absolute addressing only, lowered MIPS/cl		
mcpu	MCPU A minima	stable	Tim Boscke	accum	8	8	spartan-6-3	James Brakefield		41	6	384	###	14.7	0.08	1.0	749.0	vhdl	1	tb02cpu	yes	asm	N	N	64	64	Y	4		2007	2014			fits into 32 macrocell CPLD	reduced MIPS/clk due to only 4 inst		
micro16b		beta	John Kent	accum	16	16	kintex-7	James Brakefield		205	6	434	###	14.7	0.33	2.0	349.0	vhdl	1	u16bcpu	yes	asm	N	N	64K	4K	Y	8		2002	2008		members.optushome.co	very limited inst set	MIPS/clk adj'd, 2 clks/inst		
micro8a		beta	John Kent	accum	8	16	kintex-7	James Brakefield		531	6	204	###	14.7	0.33	3.0	42.3	vhdl	11	Micro8	yes	asm	N	N	2K	2K	Y	43		2002	2002		members.optushome.co	derived from Tim Boscke's mcpu, not perfected			
popcorn		stable	Jeung Joon Lee	accum	8	8x	spartan-6-3	James Brakefield		268	6	171	###	14.7	0.33	1.0	210.9	verilog	4	pc	yes	asm	N		64K	64K	Y	43		2000				small 8 bit uP			
popcorn		stable	Jeung Joon Lee	accum	8	8x	kintex-7-3	James Brakefield		267	6	347	###	14.7	0.33	1.0	428.4	verilog	4	pc	yes	asm	N		64K	64K	Y	43		2000				small 8 bit uP			
tisc	Tiny Instruction	beta	Vincent Crabtree	accum	8	8x	spartan-6-3	James Brakefield		198	6	60	###	14.7	0.33	1.0	99.5	vhdl	1	TISC		asm	N		256	1K	Y	2		2009	2009			minimal accumulator machine			
tisc	Tiny Instruction	beta	Vincent Crabtree	accum	8	8x	kintex-7-3	James Brakefield		195	6	87	###	14.7	0.33	1.0	147.1	vhdl	1	TISC		asm	N		256	1K	Y	2		2009	2009			minimal accumulator machine			
usimplez	MicroSimplez	stable	Pablo Salvadeo etal	accum	12	12	stratix-2	Pablo Salvadeo		48	4	134	###	q9.1	0.17	1.0	475.9	vhdl	3	usimplez_cpu		asm	N		512	512		8		2011			http://www-gti.det.uwig	part of university course, simplez+4 has 8	MIPS/Mhz reduced due to few inst		
c16	16 Bit Microcont	stable	Jsaermann	C	16	8x	spartan-3-5	James Brakefield		1751	4	16	57	###	14.7	0.33	1.0	10.7	vhdl	22	Board_c	min	C,asm	N		64K	64K	Y	5		2003	2012			8080 derivative, optional UART, 8-bit mer	xilinx 4K RAM primitives	
tiny8	tiny8	mature	Ulrich Riedel	CISC	8	8x		Flex10K design									1.0						asm	N		64K	64K	Y			2002	2009			registers in RAM like TMS9900, uses Altera AHDL, megafuncions & schematic entry		
xproz		stable	Herbert Kleebauer	CISC	16	16x										1.0						asm	N		64K	64K				1995				documentation in German			
ensilica		proprietary	ensilica.com	eSi-1600	16		virtex-5	ensilica		1100	6	160				0.67	1.0	97.5	not avail			yes	yes	N		64K	64K		16								

zpu	ZPU the worlds	stable	Oyvind Harboe	forth	32	8	spartan-6	Oyvind Harboe	1259	6			135		0.10	1.0	10.7	vhdl	23	zpu_core	yes	yes	N		4G	4G	Y	37			2008	2009	opensource.zylin.com	zpu4: 16 & 32 bit versions, code size 80% of ARM (thumb), low MIPS/MHz			
zpu	ZPU the worlds	stable	Oyvind Harboe	forth	32	8	kintex-7-3	James Brakefield	1073	6	3		283	##	14.7	0.10	1.0	26.4	vhdl	23	zpu_core	yes	yes	N		4G	4G	Y	37			2008	2009	opensource.zylin.com	zpu4: 16 & 32 bit versions, code size 80%	zpu4 core	
zpu	ZPU the worlds	stable	Oyvind Harboe	forth	32	8	kintex-7-3	James Brakefield	1352	6	3		276	##	14.7	0.10	1.0	20.4	vhdl	23	zpu_core	yes	yes	N		4G	4G	Y	37			2008	2009	opensource.zylin.com	zpu4: 16 & 32 bit versions, code size 80%	zy2000 core	
zpuino	SoC:ZPUino	alpha	Alvaro Lopes	forth	32	8	spartan-6	James Bra	source code er	6			##	14.7	1.00	1.0			vhdl	8	zpu_core	yes	yes	N		4G	4G	Y	37			2008	2012	http://alvie.com/zpuino	SoC version of modified ZPU	pipelined	
4stack		simulation	Bernd Paysan	forth	32	5	kintex-7-3	James Bra	source errors	6			##	14.7	0.67	1.0			verilog	80	4stack	yes	yes	Y							2002	2011	bernd-paysan.de/b16.html				
8bit_chapman		beta	Rob Chapman, Steven	forth	8	8	kintex-7-3	James Bra	syntax errors	6				##	14.7	0.33	1.0			vhdl	10	top	yes	N		256	256					1998			course work		
cpu16		beta	C. H. Ting	forth	16	5	kintex-7-3	James Bra	case co_367	6			355	##	14.7	0.67	1.0	648.1		vhdl	1	cpu16	yes	asm	N		64K	64K				2000			part of eForth?	data width can be expanded	
dataflow_chapman		alpha	Rob Chapman, Steven	forth			kintex-7-3	James Bra	file WebCase r	6					14.7	0.33	1.0			vhdl	27	DataFlow	yes	N		256	256				2003			course work			
ms16		beta	Philip Leong, Tsang, Le	forth	16	4	kintex-7-3	James Brakefield	303	6			256	##	14.7	0.67	1.0	566.4		vhdl	13	cpu	yes	asm	N		256					2001			CPLD prototype		
p16		alpha	Don Golding	forth	16	5	kintex-7-3	James Bra	bad syntax	6					14.7	0.67	1.0			vhdl	1	p16	yes	N		64K	64K				2000						
x32		stable	Sijmen Woutersen	forth	32	8	kintex-7-3	James Bra	missing define_	6			##	14.7	1.00	1.0			vhdl	32	core	yes	yes	N		4G	4G	Y			2006	2007		MS thesis, byte code, needs caches			
theia_gpu	Theia: ray graph	beta	Diego Valverde	GPU															verilog	32	Theia	yes	asm	N						12	2011	2012		multi-core, 3D rendering & shader			
edge	Edge Processor (alpha	Hesham ALMatary	MIPS	32	32	spartan-6-3	Hesham A	unknown modul	6	7		50	##	14.7	1.00	1.0			verilog	30	edge_at	yes	N	N	4G	4G	Y	32	5	2014		MIPS data sheets	MIPS1 clone, on Atlys Spartan-6 LX45			
edge	Edge Processor (alpha	Hesham ALMatary	MIPS	32	32	spartan-6-3	James Brakefield	5345	6	7	1	8	##	14.7	1.00	1.0	1.5		verilog	30	edge_co	yes	yes	N	N	4G	4G	Y	32	5	2014		MIPS data sheets	MIPS1 clone		
dragonfly		beta	LEOX team	MISC	16	16	kintex-7-3	James Brakefield	788	6			164	##	14.7	0.67	1.0	139.3		vhdl	6	dof_core	yes	N		256	2K				2001		www.leox.org	unusual, uses FIFOs			
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-2	James Brakefield	3952	4		33	67	##	q11.1	1.00	1.0	16.9		system	17	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-4-6	James Brakefield	3874	4		17	81	##	q13.1	1.00	1.0	21.0		system	17	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	arria-2	James Brakefield	2346	A		6	141	##	q13.1	1.00	1.0	60.1		system	17	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	LPMs & systemVerilog	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-3e	James Bra	declara	3897	4		9	61	##	q14.7	1.00	1.0	15.6		system	16	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	xilinx S3 primitives
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-6-3	James Brakefield	2546	6		9	91	##	q14.7	1.00	1.0	35.9		system	16	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	xilinx S3 primitives	
altor32	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakefield	2602	6		5	176	##	q14.7	1.00	1.0	67.5		system	16	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000	xilinx S3 primitives	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-2	James Brakefield	3144	4			87	##	q11.1	1.00	2.0	13.8		system	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	cyclone-4-6	James Brakefield	3002	4			88	##	q13.1	1.00	2.0	14.6		system	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipeline	LPMs & systemVerilog	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	arria-2	James Brakefield	1815	A			163	##	q13.1	1.00	2.0	44.9		system	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipeline	LPMs & systemVerilog	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-3e	James Brakefield	2689	4			75	##	q14.7	1.00	2.0	14.0		system	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	spartan-6-3	James Brakefield	1837	6			115	##	q14.7	1.00	2.0	31.4		system	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives	
altor32_lite	AltOr32	stable	Ultra Embedded	OpenRISC	32	32	kintex-7-3	James Brakefield	1928	6			236	##	q14.7	1.00	2.0	61.3		system	7	altor32	yes	yes	N	Y	4G	4G	Y			2012	2014	OpenRISC 1000	simplified OpenRISC 1000, no pipeline	xilinx S3 primitives	
minsoc	minsoc	stable	Raul Fajardo etal	OpenRISC	32	32	kintex-7-3	James Brakefield	4945	6	4	8	107	##	q14.7	1.00	1.0	21.7		verilog	88	or1200	yes	yes	Y	M	4G	4G	Y	32		2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches		
or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch T	q1 slot b	3663	6			72	##		1.00	1.0	19.7		verilog	39	or1200	yes	yes	Y		4G	4G	Y	32		2010	2013		original version of OR1200	numbers from published paper
or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch T	q2 slot b	4535	6			136	##		1.00	1.0	30.1		verilog	39	or1200	yes	yes	Y		4G	4G	Y	32		2010	2013		2 slot barrel version of OR1200	numbers from published paper
or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch T	q3 slot b	5602	6			185	##		1.00	1.0	33.1		verilog	39	or1200	yes	yes	Y		4G	4G	Y	32		2010	2013		3 slot barrel version of OR1200	numbers from published paper
or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauch T	q4 slot b	6286	6			204	##		1.00	1.0	32.5		verilog	39	or1200	yes	yes	Y		4G	4G	Y	32		2010	2013		4 slot barrel version of OR1200	numbers from published paper
or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	cyclone-2	James Brakefield	3262	4	3	8	68	##	q11.1	1.00	1.0	20.9		verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y	32		2001	2014	http://opencores.org/or	Cyclone IV board	cappuccino ALU	
or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	spartan-6-3	James Brakefield	3201	6	3	3	77	##	q14.7	1.00	1.0	24.1		verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y	32		2001	2014	http://opencores.org/or	Cyclone IV board	cappuccino ALU	
or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	kintex-7-3	James Brakefield	3299	6	3	3	189	##	q14.7	1.00	1.0	57.3		verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y	32		2001	2014	http://opencores.org/or	Cyclone IV board	cappuccino ALU	
Luciac		custom	David Galloway, David	reg	16	NA	stratix-4	David Galloway	140	A	4		198			0.67	1.0	947.6		vhdl & verilog						64	N	64	32	3	2010			Luciac - Small Soft Proc	synthesis maps PC into ucode	no inst mem: small state machine, ~200 in	
octavo		beta	Charles LaForest	reg	16	16	stratix-4	Charles LaForest	500	A	1		550			0.67	1.0	737.0		verilog	18	Octavo	yes	asm	N				14	16	10	2010			Octavo: an FPGA-Centri	8 core barrel, adjustable data width	~ performance across word sizes, no call
altium/TSK3000A	proprietary	Altium	RISC	32	32	cyclone-2	Altium		2664	4		6	50			1.00	1.0	18.8		not avail			yes	yes	N	N	4G	4G	Y			2004			CR0140.PDF	asm, C, C++, schem, VHDL & Verilog	default clock: 50MHz, opt mult/div
altium/TSK3000A	proprietary	Altium	RISC	32	32	spartan-3-5	Altium		2426	4		4	50			1.00	1.0	20.6		not avail			yes	yes	N	N	4G	4G	Y			2004			CR0140.PDF	asm, C, C++, schem, VHDL & Verilog	default clock: 50MHz, opt mult/div
alwcpu	Alwcpu	alpha	Andreas Hilvarsson	RISC	16	16	kintex-7-3	James Brakefield	298	6			237	##	q14.7	0.67	1.0	533.3		vhdl	7	top	some	N		64K	64K	Y	16		2009	2009		lightweight CPU			
atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	spartan-3a	Stephan Nolting	2406	4	1	11	81	##	q14.7	0.80	1.0	27.0		vhdl	19	ATLAS_2	yes	asm	N	Y	64K	64K	M	80	8	2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features	
atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	cyclone-4-6	Stephan Nolting	2967	4	1	32	99	##	q13.1	0.80	1.0	26.7		vhdl	19	ATLAS_2	yes	asm	N	Y	64K	64K	M	80	8	2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features	
atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	cyclone-2	James Brakefield	2711	4	1	74	71	##	q11.1	0.80	1.0	21.0		vhdl	19	ATLAS_2	yes	asm	N	Y	64K	64K	M	80	8	2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features	
atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	arria-2	James Brakefield	1624	A	2	32	118	##	q13.1	0.80	1.0	58.3		vhdl	19	ATLAS_2	yes	asm	N	Y	64K	64K	M	80	8	2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features	
atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	spartan-3a	James Brakefield	2450	4	1	9	76	##	q14.7	0.80	1.0	24.9		vhdl	19	ATLAS_2	yes	asm	N	Y	64K	64K	M	80	8	2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features	
atlas_2K	Atlas Processor C	beta																																			

latticemicro32	stable	Yann Siommeau, Micha	RISC	32	32	sparta-2	James Brakefield	2166	A	4	30	149	###	q13.1	0.80	1.0	55.0	verilog	24	lm32_cp	yes	yes	N	4G	4G	Y		32		2006	2012	en.wikipedia.org/wiki/La	optional data & inst caches			
latticemicro32	stable	Yann Siommeau, Micha	RISC	32	32	sparta-6	James Brakefield	2093	6	3	15	85	###	14.7	0.80	1.0	32.4	verilog	24	lm32_cp	yes	yes	N	4G	4G	Y		32		2006	2012	en.wikipedia.org/wiki/La	optional data & inst caches			
latticemicro32	stable	Yann Siommeau, Micha	RISC	32	32	kintex-7-3	James Brakefield	2292	6	3	8	155	###	14.7	0.80	1.0	54.2	verilog	24	lm32_cp	yes	yes	N	4G	4G	Y		32		2006	2012	en.wikipedia.org/wiki/La	optional data & inst caches			
latticemicro8	stable	Lattice Semiconductor	RISC	8	18	LFE2	Lattice Semicondu	265	4				104	###	0.33	2.0	64.4	vhdl	10	isp8_cor	yes	yes	N	256	4K	Y		32		2005	2010	en.wikipedia.org/wiki/La	16 deep call stack, four configurations			
natalius_8bit	Natalius 8 bit RISC	beta	Fabio Guzman	RISC	8	16	sparta-3e	James Brakefield	385	4		2	59	###	14.7	0.11	3.0	5.7	verilog	12	natalius	yes	asm	N	Y	256	2K	Y	29	8	2012	2012		return stack & register file	3 clocks/inst	
natalius_8bit	Natalius 8 bit RISC	beta	Fabio Guzman	RISC	8	16	kintex-7-3	James Brakefield	232	6		1	175	###	14.7	0.11	3.0	27.7	verilog	12	natalius	yes	asm	N	Y	256	2K	Y	29	8	2012	2012		return stack & register file	3 clocks/inst	
open8_urisc	Open8 uRISC	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Brakefield	691	6	1		263	###	14.7	0.33	1.0	125.6	vhdl	9	Open8	yes	yes	N	64K	64K	Y		8	2006	2013		accum & 8 regs, clone of Vautomation uRISC processor, in use			
risc5	beta	Niklaus Wirth	RISC	32	32	cyclone-4	James Brakefield	3503	4		1	54	###	q13.1	1.00	1.0	15.4	verilog	8	RISC5	yes	yes	Y	4G	4G			16		2013			minimalist Wirth, part of Project Oberon	32x32 multiplier ?		
risc5	beta	Niklaus Wirth	RISC	32	32	aria-2	James Brakefield	2362	A		3	73	###	q13.1	1.00	1.0	31.0	verilog	8	RISC5	yes	yes	Y	4G	4G			16		2013			minimalist Wirth, part of Project Oberon	32x32 multiplier		
risc5	beta	Niklaus Wirth	RISC	32	32	sparta-3-5	James Brakefield	3005	4	4	1	34	###	14.7	1.00	1.0	11.4	verilog	8	RISC5	yes	yes	Y	4G	4G			16		2013			minimalist Wirth, part of Project Oberon	32x32 multiplier		
risc5	beta	Niklaus Wirth	RISC	32	32	sparta-6-3	James Brakefield	2283	6	4	1	55	###	14.7	1.00	1.0	24.3	verilog	8	RISC5	yes	yes	Y	4G	4G			16		2013			minimalist Wirth, part of Project Oberon	32x32 multiplier		
risc5	beta	Niklaus Wirth	RISC	32	32	kintex-7-3	James Brakefield	2441	6	4	1	92	###	14.7	1.00	1.0	37.8	verilog	8	RISC5	yes	yes	Y	4G	4G			16		2013			minimalist Wirth, part of Project Oberon	32x32 multiplier		
rise	RISE Microproc	beta	Jlechner etal	RISC	16	16	kintex-7-3	James Bra	missing black b	6	1				1.07	0.67	1.0		vhdl	26	rise	yes	asm	N	64K	64K			16	5	2006	2010	en.wikiversity.org/wiki/D	ARM style register usage		
sayeh_proces	SAYEH educator	stable	Alireza Haghdooost, Arn	RISC	16	8x	kintex-7-3	James Brakefield	479	6	1		164	###	14.7	0.67	1.0	229.7	verilog	13	Sayeh	yes	yes	N	64K	64K			32		2008	2009	haghdooost.persiangig.co	simple RISC		
scarts	Scarts Processor	beta	Jlechner, Martin Walte	RISC	16	16	kintex-7-3	James Bra	missing signal c	6					14.7	0.67	1.0		vhdl	18	scarts	yes	yes	N	64K	64K		122	16	4	2011	2012		GCC compiler		
sxp	SXP (Simple eXte	beta	Sam Gladstone etal	RISC	32	32													verilog		sxp		yes	N	4G	4G			32		2001	2009		basic RISC	too many los	
tiny64	Tiny64	stable	Ulrich Riedel	RISC	64		kintex-7-3	James Bra	bit length mism	6					14.7	1.00	1.0		vhdl	7	TinyX		asm	N	64K	64K		16	8	2004	2009		word size configurable from 32 to 64			
xr16	stable	Jan Gray	RISC	16	16	sparta-2-5	Jan Gray	257	4		2	37			0.67	1.0	96.6	verilog	12	xsoc	yes	yes	N	64K	64K			16		1999	2001		handcrafted instruction set	tool FPGA P&R		
xr16	stable	Jan Gray	RISC	16	16	sparta-2-5	Jan Gray	200	4		2	50			0.67	1.0	167.5	verilog	12	xsoc	yes	yes	N	64K	64K			16		1999	2001		handcrafted instruction set	handcrafted FPGA layout		
xr16	stable	Jan Gray	RISC	16	16	sparta-3-5	James Brakefield	392	4			80	###	14.7	0.67	1.0	136.2	verilog	4	xr16	yes	yes	N	64K	64K			16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16	stable	Jan Gray	RISC	16	16	virtex-4	James Brakefield	392	4			149	###	14.7	0.67	1.0	254.9	verilog	4	xr16	yes	yes	N	64K	64K			16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16	stable	Jan Gray	RISC	16	16	sparta-6-3	James Brakefield	283	6			98	###	14.7	0.67	1.0	233.2	verilog	4	xr16	yes	yes	N	64K	64K			16		1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better		
xr16	stable	Jan Gray	RISC	16	16	virtex-5-2	James Brakefield	288	6			131	###	14.7	0.67	1.0	305.9	verilog	4	xr16	yes	yes	N	64K	64K			16		1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
xr16	stable	Jan Gray	RISC	16	16	kintex-7-3	James Brakefield	273	6			263	###	14.7	0.67	1.0	644.8	verilog	4	xr16	yes	yes	N	64K	64K			16		1999	2001		handcrafted instruction set	tool FPGA P&R, speed mode better		
cole_c16	beta	Cole Design & Develop	RISC	16	16	sparta-6-3	James Brakefield	554	6			298	###	14.7	0.67	7.0	51.4	vhdl	1	core	yes	asm	N	64K	64K	N	20	8	2002	2012		(7) clks per inst, complete SOC				
diogenes	diogenes	beta	Fekknhifer	RISC	16	16	kintex-7-3	James Brakefield	807	6	1		297	###	14.7	0.67	1.0	246.3	vhdl	11	cpu	yes	yes	N		1K					2008	2009		"student RISC system"		
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	cyclone-4-6	James Brakefield	5153	4			79	###	q13.1	1.00	1.5	10.2	verilog	23	eco32	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	sparta-3-5	James Brakefield	4564	4		10	51	###	14.7	1.00	1.5	7.4	verilog	23	eco32	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div	downloaded ISE project run, has *.ucf		
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	cyclone-2	James Brakefield	4840	4		2	56	###	q11.1	1.00	1.5	7.8	verilog	17	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	cyclone-4-6	James Brakefield	5153	4			79	###	q13.1	1.00	1.5	10.2	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	aria-2	James Brakefield	2711	A			116	###	q13.1	1.00	1.5	28.6	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	sparta-3-5	James Brakefield	3034	4		2	55	###	14.7	1.00	1.5	12.0	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	sparta-6-3	James Brakefield	2271	6		1	92	###	14.7	1.00	1.5	27.0	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	atrix-7-3	James Brakefield	2107	6		1	121	###	14.7	1.00	1.5	38.4	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakefield	2210	6		1	160	###	14.7	1.00	1.5	48.1	verilog	23	cpu	yes	yes	N	512M	256M	Y	61	32	2003	2014		MIPS like, slow mul & div			
eight_bit_uc	stable	Synplicity	RISC	8	12	kintex-7-3	James Bra	signal/variable	6						14.7	0.67	1.0		vhdl	10	eight_bit_uc				2K	Y			32			part of Amplify documentation				
erp	Educational RISC	stable	Shahzadjk	RISC	8	16	sparta-3-5	James Brakefield	366	4	1	1	70	###	14.7	0.33	1.0	63.5	verilog	1	ERPveril	yes	yes	N					15	6	2004	2009		two report PDFs & one Verilog file		
erp	Educational RISC	stable	Shahzadjk	RISC	8	16	kintex-7-3	James Bra	4K primitives	6					###	14.7	0.33	1.0		verilog	1	ERPveril	yes	yes	N					15	6	2004	2009		two report PDFs & one Verilog file	
hicovec	HiCoVec a config	beta	Harald Manske, Gund	RISC	32	32	kintex-7-3	James Bra	compiler error:	6					14.7	1.00	1.0		vhdl	28	cpu	yes	asm	N		Y					2008	2010		hybrid scalar & vector processor		
hpc-16	HPC-16	beta	Umair Siddiqui	RISC	16	16	kintex-7-3	James Brakefield	875	6			136	###	14.7	0.67	1.0	104.2	vhdl	20	cpu	yes	asm	N	64K	64K			16		2005	2009				
iDEA	alpha	Hui Yan Cheah etal	RISC	16	32	virtex-6	Liu Cheah	321	6	1	2	405	###	13.2	0.67	1.0	845.3	verilog	22	cpu_top	yes	yes	N	Y	64K	64K	N	24	32	9	2011	2014	The iDEA DSP Block Base	uses DSP slice in barrel mode for ALU	from GitHub, rq'd NOPs lower actual resul	
iDEA	alpha	Hui Yan Cheah etal	RISC	16	32	artic-7	Liu Cheah	324	6	1	2	281	###	13.2	0.67	1.0	581.1	verilog	22	cpu_top	yes	yes	N	Y	64K	64K	N	24	32	9	2011	2014	The iDEA DSP Block Base	uses DSP slice in barrel mode for ALU	from GitHub, rq'd NOPs lower actual	

