| instruction |  |  |  | inst read cycle |  |  | immediate read cycle |  |  | PC update | $\begin{aligned} & \text { CCR } \\ & \text { update } \end{aligned}$ | comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { memon } \\ \text { ic } \end{gathered}$ | binary opcode | mode | binary | mem <br> read | reg write | mem write | mem <br> read | reg write | mem <br> write |  |  |  |
| BCC | PC+2 |  | 0xx000xxdddddddd |  |  |  |  |  |  | PC+2 |  | conditional branch, branch not taken |
| BCC |  | PC+d | 0xx000xxdddddddd |  |  |  |  |  |  | PC+signed delta |  | conditional branch, branch taken |
| Register to register operations |  |  |  |  |  |  |  |  |  |  |  | $s$ bits less than 1100 |
| LDB | 000001 | RS | 00dddd00ssss |  | 0--0\&Rs7-0 |  |  |  |  | PC+2 |  | zero extend low byte of Rs |
| LDHS | 000010 | RS | 00dddd00ssss |  | 0-0\&Rs15-0 |  |  |  |  | PC+2 |  | sign extend low 16 bits of Rs |
| LDW | 000011 | RS | 00dddd00ssss |  | Rs |  |  |  |  | PC+2 |  | move Rs to Rd |
| DADB | 000100 | RS | 00dddd00ssss |  | bcd(Rs+Rd) |  |  |  |  | PC+2 | all | low byte decimal add Rs to Rd |
| LDI | 000101 | RI | 00dddd00ssss |  | neg 8 to +7 |  |  |  |  | PC+2 |  | remapped to load immediate of -8 to 7 |
| LDI | 000110 | RI | 00dddd00ssss |  | ssss $+8 /-16$ |  |  |  |  | PC+2 |  | remapped to load immediate of 8-15 or neg 9-16 |
| LDI | 000111 | RI | 00dddd00ssss |  | ssss+16/-24 |  |  |  |  | PC+2 |  | remapped to load immediate of 16-23 or neg 17-24 |
| ORB | 001001 | RS | 01dddd00ssss |  | 0--0\&Rs7-0 OR Rd |  |  |  |  | PC+2 | not CV | OR low byte of Rs with Rd |
| ORH | 001010 | RS | 01dddd00ssss |  | 0--0\&Rs15-0 OR Rd |  |  |  |  | PC+2 | not CV | OR low half of Rs with Rd |
| ORW | 001011 | RS | 01dddd00ssss |  | Rs OR Rd |  |  |  |  | PC+2 | not CV | OR Rs with Rd |
| BITB | 001100 | RS | 01dddd00ssss |  |  |  |  |  |  | PC+2 | not CV | set CCR to AND(Rs, Rd) |
| ORI | 001101 | RI | 01dddd00ssss |  | Rd OR neg 8 to +7 |  |  |  |  | PC+2 | not CV | remapped to OR of Rd and immediate of -8 to 7 |
| ORI | 001110 | RI | 01dddd00ssss |  | Rd OR ssss+8/-16 |  |  |  |  | PC+2 | not CV | remapped to OR of Rd and immediate of 8-15 or neg 9-16 |
| ORI | 001111 | RI | 01dddd00ssss |  | Rd OR ssss $+16 /-24$ |  |  |  |  | PC+2 | not CV | remapped to OR of Rd and immediate of 16-23 or neg 17-24 |
| XORB | 010001 | RS | 10dddd00ssss |  | 0-0\&Rs7-0 XOR Rd |  |  |  |  | PC+2 | not CV | XOR low byte of Rs with Rd |
| XORH | 010010 | RS | 10dddd00ssss |  | 0--0\&Rs15-0 XOR Rd |  |  |  |  | PC+2 | not CV | XOR low half of Rs with Rd |
| XORW | 010011 | RS | 10dddd00ssss |  | Rs XOR Rd |  |  |  |  | PC+2 | not CV | XOR Rs with Rd |
| BITH | 010100 | RS | 10dddd00ssss |  |  |  |  |  |  | PC+2 | not CV | set CCR to AND(Rs, Rd) |
| XORI | 010101 | RI | 10dddd00ssss |  | Rd XOR neg 8 to +7 |  |  |  |  | PC+2 | not CV | remapped to XOR of Rd and immediate of -8 to 7 |
| XORI | 010110 | RI | 10dddd00ssss |  | Rd XOR ssss+8/-16 |  |  |  |  | PC+2 | not CV | remapped to XOR of Rd and immediate of 8-15 or neg 9-16 |
| XORI | 010111 | RI | 10dddd00ssss |  | Rd XOR ssss+16/-24 |  |  |  |  | PC+2 | not CV | remapped to XOR of Rd and immediate of 16-23 or neg 17-24 |
| ANDB | 011001 | RS | $11 \mathrm{dddd00}$ ssss |  | 0--0\&Rs7-0 XOR Rd |  |  |  |  | PC+2 | not CV | XOR low byte of Rs with Rd |
| ANDH | 011010 | RS | 11dddd00ssss |  | 0--0\&Rs15-0 XOR Rd |  |  |  |  | PC+2 | not CV | XOR low half of Rs with Rd |
| ANDW | 011011 | RS | 11dddd00ssss |  | Rs XOR Rd |  |  |  |  | PC+2 | not CV | XOR Rs with Rd |
| BITW | 011100 | RS | 11 dddd 00 ssss |  |  |  |  |  |  | PC+2 | not CV | set CCR to AND(Rs, Rd) |
| ANDI | 011101 | RI | 11dddd00ssss |  | Rd XOR neg 8 to +7 |  |  |  |  | PC+2 | not CV | remapped to XOR of Rd and immediate of -8 to 7 |
| ANDI | 011110 | RI | 11dddd00ssss |  | Rd XOR ssss $+8 /-16$ |  |  |  |  | PC+2 | not CV | remapped to XOR of Rd and immediate of 8-15 or neg 9-16 |
| ANDI | 011111 | RI | $11 \mathrm{dddd00}$ ssss |  | Rd XOR ssss+16/-24 |  |  |  |  | PC+2 | not CV | remapped to XOR of Rd and immediate of 16-23 or neg 17-24 |
| LDSB | 100000 | RS | 00dddd00ssss |  |  |  |  |  |  |  |  |  |
| ADDB | 100001 | RS | 00dddd00ssss |  | 0-0\&Rs7-0 + Rd |  |  |  |  | PC+2 | all | ADD low byte of Rs with Rd |
| ADDSH | 100010 | RS | 00dddd00ssss |  | signed Rs15-0 + Rd |  |  |  |  | PC+2 | all | ADD low half of Rs with Rd |
| ADDW | 100011 | RS | 00dddd00ssss |  | Rs + Rd |  |  |  |  | PC+2 | all | ADD Rs with Rd |
| ANDCW | 100100 | RS | 00dddd00ssss |  | NOT Rs AND Rd |  |  |  |  | PC+2 | not CV | AND NOT Rs with Rd |
| ADDI | 100101 | RI | 00dddd00ssss |  | $\mathrm{Rd}+\mathrm{neg} 8$ to +7 |  |  |  |  | PC+2 | all | remapped to ADD of Rd and immediate of -8 to 7 |
| ADDI | 100110 | RI | 00dddd00ssss |  | Rd + ssss $+8 /-16$ |  |  |  |  | PC+2 | all | remapped to ADD of Rd and immediate of 8-15 or neg 9-16 |
| ADDI | 100111 | RI | 00dddd00ssss |  | Rd + ssss+16/-24 |  |  |  |  | PC+2 | all | remapped to ADD of Rd and immediate of 16-23 or neg 17-24 |
| LDH | 101000 | RS | 01dddd00ssss |  |  |  |  |  |  |  |  |  |
| ADCB | 101001 | RS | 01dddd00ssss |  | 0--0\&Rs7-0 + Rd |  |  |  |  | PC+2 | all | ADD with carry low byte of Rs with Rd |
| ADCSH | 101010 | RS | 01dddd00ssss |  | signed Rs15-0 + Rd |  |  |  |  | PC+2 | all | ADD with carry low half of Rs with Rd |
| ADCW | 101011 | RS | 01dddd00ssss |  | $\mathrm{Rs}+\mathrm{Rd}$ |  |  |  |  | PC+2 | all | ADD with carry Rs with Rd |
| CMPB | 101100 | RS | 01dddd00ssss |  |  |  |  |  |  | PC+2 | not V | set CCR to Rd - Rs |
| ADCI | 101101 | RI | 01dddd00ssss |  | $\mathrm{Rd}+\mathrm{neg} 8$ to +7 |  |  |  |  | PC+2 | all | remapped to ADC of Rd and immediate of -8 to 7 |
| ADCI | 101110 | RI | 01dddd00ssss |  | Rd + ssss $+8 /-16$ |  |  |  |  | PC+2 | all | remapped to ADC of Rd and immediate of 8-15 or neg 9-16 |
| ADCI | 101111 | RI | 01dddd00ssss |  | Rd + ssss+16/-24 |  |  |  |  | PC+2 | all | remapped to ADC of Rd and immediate of 16-23 or neg 17-24 |
| 1-OP | 110000 | RS | 10dddd00ssss |  |  |  |  |  |  |  |  | Rd used as op-code |
| SUBB | 110001 | RS | 10 dddd 00 ssss |  | 0--0\&Rs7-0-Rd |  |  |  |  | PC+2 | all | ADD low byte of Rs with Rd |
| SUBSH | 110010 | RS | 10 dddd 00 ssss |  | signed Rs15-0-Rd |  |  |  |  | PC+2 | all | ADD low half of Rs with Rd |
| SUBW | 110011 | RS | 10dddd00ssss |  | Rs - Rd |  |  |  |  | PC+2 | all | ADD Rs with Rd |
| CMPH | 110100 | RS | 10dddd00ssss |  |  |  |  |  |  | PC+2 | not V | set CCR to Rd-Rs |
| ROTI | 110101 | RI | 10dddd00ssss |  | Rd << neg 8 to +7 |  |  |  |  | PC+2 | not V | remapped to rotate of Rd by immediate of -8 to 7 |
| ROTI | 110110 | RI | 10dddd00ssss |  | Rd << ssss $+8 /-16$ |  |  |  |  | PC+2 | not V | remapped to rotate of Rd by immediate of 8-15 or neg 9-16 |
| ROTI | 110111 | RI | 10dddd00ssss |  | Rd << ssss $+16 /-24$ |  |  |  |  | PC+2 | not V | remapped to rotate of Rd by immediate of 16-23 or neg 17-24 |
| PFX | 111000 | RS | $11 \mathrm{dddd00}$ ssss |  |  |  |  |  |  |  |  | remainder of instruction used with next instruction for expanded instri |
| SBCB | 111001 | RS | 11dddd00ssss |  | 0--0\&Rs7-0-Rd |  |  |  |  | PC+2 | all | ADD with carry low byte of Rs with Rd |
| SBCSH | 111010 | RS | 11 dddd 00 ssss |  | signed Rs15-0-Rd |  |  |  |  | PC+2 | all | ADD with carry low half of Rs with Rd |
| SBCW | 111011 | RS | 11 dddd 00 ssss |  | Rs - Rd |  |  |  |  | PC+2 | all | ADD with carry Rs with Rd |
| CMPW | 111100 | RS | 11dddd00ssss |  |  |  |  |  |  | PC+2 | not V | set CCR to Rd-Rs |
| ASLI | 111101 | RI | 11 dddd00ssss |  | Rd << neg 8 to +7 |  |  |  |  | PC+2 | not V | remapped to arithmetic shift of Rd by immediate of -8 to 7 |
| ASLI | 111110 | RI | 11dddd00ssss |  | Rd << ssss $+8 /-16$ |  |  |  |  | PC+2 | not V | remapped to arithmetic shift of Rd by immediate of 8-15 or neg 9-16 |
| ASLI | 111111 | RI | 11 dddd00ssss |  | Rd << ssss+16/-24 |  |  |  |  | PC+2 | not V | remapped to arithmetic shift of Rd by immediate of 16-23 or neg 17-2 |
| Register indirect operations |  |  |  |  |  |  |  |  |  |  |  | $s$ bits less than 1100 |
| LDB | 000001 | R(S) | 00dddd01ssss |  | unsigned (Rs)7-0 |  |  |  |  | PC+2 |  | zero extend low byte of Rs |
| LDHS | 000010 | R(S) | 00dddd01ssss |  | signed (Rs)15-0 |  |  |  |  | PC+2 |  | sign extend low 16 bits of Rs |
| LDW | 000011 | R(S) | 00dddd01ssss |  | (Rs) |  |  |  |  | PC+2 |  | move Rs to Rd |


| DADB | 000100 | R(S) | 00dddd01ssss | $\mathrm{bcd}($ (Rs) $)+\mathrm{Rd}$ ) | $\mathrm{PC}+2$ | all | low byte decimal add (Rs) to Rd |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STB | 000101 | R(S) | 00dddd01ssss | (Rs) | PC+2 |  | store low byte of RD at (RS) |
| STH | 000110 | R(S) | 00dddd01ssss | (Rs) | PC+2 |  | store Rd15-0 at (Rs) |
| STW | 000111 | R(S) | 00dddd01ssss | (Rs) | PC+2 |  | store Rd at (Rd) |
| ORB | 001001 | R(S) | 01dddd01ssss | Rd OR unsigned (Rs)7-0 | PC+2 | not CV | OR low byte of Rs with Rd |
| ORH | 001010 | R(S) | 01dddd01ssss | Rd OR signed (Rs)15-0 | $\mathrm{PC}+2$ | not CV | OR low half of Rs with Rd |
| ORW | 001011 | R(S) | 01dddd01ssss | Rd OR (Rs) | $\mathrm{PC}+2$ | not CV | OR Rs with Rd |
| BITB | 001100 | R(S) | 01dddd01ssss |  | PC+2 | not CV | set CCR to AND of (Rs) and Rd |
| RORB | 001101 | R(S) | 01dddd01ssss |  | PC+2 | not CV | store Rd OR (Rs) at (Rs) |
| RORH | 001110 | R(S) | 01dddd01ssss |  | PC+2 | not CV | store Rd OR (Rs) at (Rs) |
| RORW | 001111 | R(S) | 01dddd01ssss |  | $\mathrm{PC}+2$ | not CV | store Rd OR (Rs) at (Rs) |
| XORB | 010001 | R(S) | 10dddd01ssss | Rd XOR unsigned (Rs) 7-0 | $\mathrm{PC}+2$ | not CV | XOR low byte of (Rs) with Rd |
| XORH | 010010 | R(S) | 10 dddd 01 ssss | Rd XOR signed (Rs)15-0 | PC+2 | not CV | XOR low half of (Rs) with Rd |
| XORW | 010011 | R(S) | 10 dddd 01 ssss | Rd XOR (Rs) | PC+2 | not CV | XOR (Rs) with Rd |
| BITH | 010100 | R(S) | 10dddd01ssss |  | PC+2 | not CV | set CCR to AND of (Rs) and Rd |
| RXORB | 010101 | R(S) | 10dddd01ssss |  | $\mathrm{PC}+2$ | not CV | store Rd XOR (Rs) at (Rs) |
| RXORH | 010110 | R(S) | 10 dddd 01 ssss |  | PC+2 | not CV | store Rd XOR (Rs) at (Rs) |
| RXORW | 010111 | R(S) | 10dddd01ssss |  | PC+2 | not CV | store Rd XOR (Rs) at (Rs) |
| ANDB | 011001 | R(S) | 11 dddd 01 ssss | Rd AND unsigned (Rs) 7-0 | PC+2 | not CV | XOR low byte of Rs with Rd |
| ANDH | 011010 | R(S) | 11 dddd 01 ssss | Rd AND signed (Rs)15-0 | $\mathrm{PC}+2$ | not CV | XOR low half of Rs with Rd |
| ANDW | 011011 | R(S) | $11 \mathrm{dddd01}$ ssss | Rd AND (Rs) | PC+2 | not CV | XOR Rs with Rd |
| BITW | 011100 | R(S) | $11 \mathrm{dddd01}$ ssss |  | PC+2 | not CV | set CCR to AND(Rs, Rd) |
| RANDB | 011101 | R(S) | 11dddd01ssss | Rd XOR unsigned (Rs) 7-0 | PC+2 | not CV | store Rd AND (Rs) at (Rs) |
| RANDH | 011110 | R(S) | 11dddd01ssss | Rd XOR signed (Rs)15-0 | $\mathrm{PC}+2$ | not CV | store Rd AND (Rs) at (Rs) |
| RANDW | 011111 | R(S) | 11dddd01ssss | Rd XOR(Rs) | PC+2 | not CV | store Rd AND (Rs) at (Rs) |
| LDSB | 100000 | R(S) | 00dddd01ssss |  |  |  |  |
| ADDB | 100001 | R(S) | 00dddd01ssss | 0-0\&Rs7-0 + Rd | $\mathrm{PC}+2$ | all | ADD low byte of Rs with Rd |
| ADDSH | 100010 | R(S) | 00dddd01ssss | signed Rs15-0 + Rd | $\mathrm{PC}+2$ | all | ADD low half of Rs with Rd |
| ADDW | 100011 | R(S) | 00dddd01ssss | Rs + Rd | $\mathrm{PC}+2$ | all | ADD Rs with Rd |
| ANDCW | 100100 | R(S) | 00dddd01ssss |  | PC+2 | not CV | AND NOT Rs with Rd |
| RADDB | 100101 | R(S) | 00dddd01ssss | $\mathrm{Rd}+$ neg 8 to +7 | PC+2 | all | store Rd + (Rs) at (Rs) |
| RADDH | 100110 | R(S) | 00dddd01ssss | Rd + ssss $+8 /-16$ | PC+2 | all | store Rd+(Rs) at (Rs) |
| RADDW | 100111 | R(S) | 00dddd01ssss | Rd + ssss $+16 /-24$ | PC+2 | all | store Rd+(Rs) at (Rs) |
| LDH | 101000 | R(S) | 01dddd01ssss |  |  |  |  |
| ADCB | 101001 | R(S) | 01dddd01ssss | 0-0\&Rs7-0 + Rd | $\mathrm{PC}+2$ | all | ADD with carry low byte of (Rs) to Rd |
| ADCSH | 101010 | R(S) | 01dddd01ssss | signed Rs15-0 + Rd | PC+2 | all | ADD with carry low half of (Rs) to Rd |
| ADCW | 101011 | R(S) | 01dddd01ssss | Rs + Rd | $\mathrm{PC}+2$ | all | ADD with carry (Rs) to Rd |
| CMPB | 101100 | R(S) | 01dddd01ssss |  | $\mathrm{PC}+2$ | not V | set CCR to Rd-(Rs) |
| RADCB | 101101 | R(S) | 01dddd01ssss | $\mathrm{Rd}+\mathrm{neg} 8$ to +7 | PC+2 | all | store ADC of Rd and (Rs) at (Rs) |
| RADCH | 101110 | R(S) | 01dddd01ssss | Rd + ssss $+8 /-16$ | PC+2 | all | store ADC of Rd and (Rs) at (Rs) |
| RADCW | 101111 | R(S) | 01dddd01ssss | Rd + ssss $+16 /-24$ | PC+2 | all | store ADC of Rd and (Rs) at (Rs) |
| 1-OP | 110000 | R(S) | 10dddd01ssss |  |  |  | Rs used as op-code for single operand instructions |
| SUBB | 110001 | R(S) | 10dddd01ssss | 0--0\&Rs7-0-Rd | $\mathrm{PC}+2$ | all | SUB low byte of (Rs) from Rd |
| SUBSH | 110010 | R(S) | 10 dddd 01 ssss | signed Rs15-0-Rd | PC+2 | all | SUB low half of (Rs) from Rd |
| SUBW | 110011 | R(S) | 10dddd01ssss | Rs - Rd | $\mathrm{PC}+2$ | all | SUB (Rs) from Rd |
| CMPH | 110100 | R(S) | 10dddd01ssss |  | PC+2 | not V | set CCR to Rd-(Rs) |
| RSUBB | 110101 | R(S) | 10 dddd 01 ssss | Rd << neg 8 to +7 | PC+2 | all | subtract Rd from (Rs) and store at (Rs) |
| RSUBH | 110110 | R(S) | 10dddd01ssss | Rd << ssss $+8 /-16$ | PC+2 | all | subtract Rd from (Rs) and store at (Rs) |
| RSUBW | 110111 | R(S) | 10 dddd 01 ssss | Rd << ssss+16/-24 | PC+2 | all | subtract Rd from (Rs) and store at (Rs) |
| PFX | 111000 | R(S) | $11 \mathrm{dddd01}$ ssss |  |  |  | remainder of instruction used with next instruction for expanded instrı |
| SBCB | 111001 | R(S) | $11 \mathrm{dddd01}$ ssss | 0--0\&Rs7-0-Rd | $\mathrm{PC}+2$ | all | SBC low byte of (Rs) from Rd |
| SBCSH | 111010 | R(S) | 11 dddd 01 ssss | signed Rs15-0-Rd | PC+2 | all | SBC low half of (Rs) from Rd |
| SBCW | 111011 | R(S) | $11 \mathrm{dddd01}$ ssss | Rs - Rd | PC+2 | all | SBC (Rs) from Rd |
| CMPW | 111100 | R(S) | $11 \mathrm{dddd01}$ ssss |  | PC+2 | not V | set CCR to Rd- (Rs) |
| RSBCB | 111101 | R(S) | $11 \mathrm{dddd01}$ ssss | Rd << neg 8 to +7 | PC+2 | all | subtract with carry Rd from (Rs) and store at (Rs) |
| RSBCH | 111110 | R(S) | $11 \mathrm{dddd01}$ ssss | Rd << ssss $+8 /-16$ | PC+2 | all | subtract with carry Rd from (Rs) and store at (Rs) |
| RSBCW | 111111 | R(S) | 11 dddd 01 ssss | Rd << ssss+16/-24 | PC+2 | all | subtract with carry Rd from (Rs) and store at (Rs) |
| Register indirect auto increment operations |  |  |  |  |  |  | $s$ bits less than 1100 |
| LDB |  |  | 000dddd10ssss | 0--0\&Rs7-0 | $\mathrm{PC}+2$ |  | zero extend low byte of Rs |
| LDHS |  | 010 | 000dddd10ssss | 0--0\&Rs15-0 | PC+2 |  | sign extend low 16 bits of Rs |
| LDW |  | 011 | 000dddd10ssss | Rs | $\mathrm{PC}+2$ |  | move Rs to Rd |
| DADB |  | 100 | 000dddd10ssss | bcd(Rs+Rd) | $\mathrm{PC}+2$ | all | low byte decimal add Rs to Rd |
| STB |  |  | 000dddd10ssss | neg 8 to +7 | PC+2 |  | store low byte of Rs at (Rd) |
| STH |  | 110 | 000dddd10ssss | ssss+8/-16 | PC+2 |  | store Rs15-0 at (Rd) |
| STW |  | 111 | 000dddd10ssss | ssss+16/-24 | PC+2 |  | store Rs at (Rd) |
| ORB |  | 001 | 001dddd10ssss |  | PC+2 | not CV | OR low byte of Rs with Rd |
| ORH |  | 010 | 001dddd10ssss |  | PC+2 | not CV | OR low half of Rs with Rd |
| ORW |  | 011 | 001dddd10ssss |  | $\mathrm{PC}+2$ | not CV | OR Rs with Rd |
| BITB |  | 100 | 001dddd10ssss |  | PC+2 | not CV | set CCR to AND(Rs,( Rd )) |
| RORB |  | 101 | 001dddd10ssss |  | $\mathrm{PC}+2$ | not CV | remapped to OR of Rd and immediate of -8 to 7 |
| RORH |  | 110 | 001dddd10ssss |  | PC+2 | not CV | remapped to OR of Rd and immediate of 8-15 or neg 9-16 |
| RORW |  | 111 | 001dddd10ssss |  | PC+2 | not CV | remapped to OR of Rd and immediate of 16-23 or neg 17-24 |


| Register indirect auto decrement operations |  |  |  |  | $s$ bits less than 1100 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LDB | 001000dddd11ssss | 0--0\&Rs7-0 | PC+2 |  | zero extend low byte of Rs |
| LDHS | 010000dddd11ssss | 0--0\&Rs15-0 | PC+2 |  | sign extend low 16 bits of Rs |
| LDW | 011000dddd11ssss | Rs | PC+2 |  | move Rs to Rd |
| DADB | 100000dddd11ssss | bcd(Rs+Rd) | PC+2 | all | low byte decimal add Rs to Rd |
| STB | 101000 dddd11ssss | neg 8 to +7 | PC+2 |  | store low byte of Rs at (Rd) |
| STH | $110000 \mathrm{dddd11}$ ssss | ssss $+8 /-16$ | PC+2 |  | store Rs15-0 at (Rd) |
| STW | 111000 dddd11ssss | ssss+16/-24 | PC+2 |  | store Rs at (Rd) |
| ORB | 001001dddd11ssss |  | PC+2 | not CV | OR low byte of Rs with Rd |
| ORH | 010001dddd11ssss |  | PC+2 | not CV | OR low half of Rs with Rd |
| ORW | 011001dddd11ssss |  | PC+2 | not CV | OR Rs with Rd |
| BITB | 100001 dddd11ssss |  | PC+2 | not CV | set CCR to AND(Rs,( Rd )) |
| RORB | 101001 dddd11ssss |  | PC+2 | not CV | remapped to OR of Rd and immediate of -8 to 7 |
| RORH | 110001 dddd11ssss |  | PC+2 | not CV | remapped to OR of Rd and immediate of 8-15 or neg 9-16 |
| RORW | 111001dddd11ssss |  | PC+2 | not CV | remapped to OR of Rd and immediate of 16-23 or neg 17-24 |


| 1-OP instructions |  |  |  |
| :---: | :---: | :---: | :---: |
| CALL | 110000 | S | 00000000 ssss |
| CALL | 110000 | (S) | 00000001ssss |
| CALL | 110000 | (S++) | 00000010ssss |
| CALL | 110000 | (--S) | 00000011 ssss |
| CALL | 110000 | ( $\mathrm{S}+\mathrm{d}$ ) | 000000 ss11ss |
| CALL | 110000 | d | 000000111100 |
| CALL | 110000 | (d) | 000000111101 |
| CALL | 110000 | (SP) | 000000111110 |
| CALL | 110000 | PC+d | 000000111111 |
| CALLR | 111000 |  | 010dddddddd |

