


# ESoCL

## Ethernet Switch on Configurable Logic

### Release Bulletin

Copyright (C) LogiXA and OPENCORES.ORG


This source file may be used and distributed without restriction provided that this copyright statement is not removed from the file and that any derivative work contains the original copyright notice and the associated disclaimer. This source file belongs to free software; you can redistribute it and/or modify it under the terms of the GNU Lesser General Public License as published by the Free Software Foundation; either version 2.1 of the License, or (at your option) any later version. This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details. You should have received a copy of the GNU Lesser General Public License along with this source; if not, download it from <http://www.opencores.org/lgpl.shtml>



**Table of contents**

1. LATEST RELEASE ..... 3

2. PREVIOUS RELEASES..... 4



## 1. LATEST RELEASE

Version: 0x0001

Release: 0x0000

Manufacturer ID: 0x71022

Device ID: 0x001

*Manufacturer ID and Device ID can be read from ESoCL register CTRL\_ID.*

*Version and Release number can be read from ESoCL register CTRL\_VERSION.*

### Changes

#	Changes	Solved	Status
	Initial release of the ESoCL IP		

### Change details


# - CHANGE
Affected files

### Resources

Resources: 8 port ESoCL		Target: EP3CLS100F484I7 (Altera Cyclone 3LS)	
Units	Logic cells	Memory bits	Fmax
Generic (Arbiters, Control)	1217	8192 bits 1 M9K Block	CLK_CTRL ≤ 50MHz CLK_DATA ≤ 140MHz CLK_SEARCH ≤ 100MHz
RGMII Port (MAC, MAL, Storage, Processing)	5904	337328 bits 51 M9K Blocks	
Search engine	945	582400 bits 72 M9K Blocks	
Total	49394	337328 bits 481 M9K Blocks	

### Tools

- Altera Quartus II 10.1
- Modelsim AE 6.6d



## **2. PREVIOUS RELEASES**