

i2cSlave Specification

Author: Steve Fielding sfielding@base2designs.com

Rev. 1.1 December 17, 2008

Revision History

Rev.	Date	Author	Description
1.0	11/07/08	Sfielding	Created
1.1	12/17/08	Sfielding	Added Aardvark software chapter



Contents

INTRODUCTION	1
ARCHITECTURE	2
OPERATION	
Modify the existing files Add your own custom logic	
AARDVARK I2C TEST SOFTWARE	6
CLOCKS	8
IO PORTS	9
RESOURCE UTILIZATION	



Introduction

i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the implementation of custom I2C slave devices. The core provides a means to read and write up to 256 8-byte registers. These registers can be connected to the users custom logic, thus implementing a simple control and status interface.



Architecture



Operation

The core has up 256 registers that can be accessed via I2C. I2C write operations are used to set the register address pointer, and write the register data. I2C reads are used to read the register data. Successive data reads or writes result in data being read or written from incremental register addresses. There is no limit on how much data can be read or written in a single access, but the internal register address pointer will wrap round to 0 once it reaches 255. Note that the address pointer is not initialized at reset, and the address pointer must be set via I2C.

Operation is explained through the use of examples. Examples assume 4 R/W registers at address 0x0, and 4 read only registers at address 0x4, with contents = 0x12345678

Byte No.	Data	R/W	Description	Start/Stop	Ack/Nak
1	0x78	W	Device address WR	STA	
2	0x00	W	Set register address = $0x00$	STO	

Set register address pointer = 0x00:

Byte No.	Data	R/W	Description	Start/Stop	Ack/Nak
1	0x78	W	Device address WR	STA	
2	0x00	W	Set register address = $0x00$		
3	0x89	W	Write reg[0x00]		
4	0xab	W	Write reg[0x01]		
5	0xcd	W	Write reg[0x02]		
6	0xef	W	Write reg[0x03]	STO	

Write 4 bytes of data starting at register address 0x00:

Read 4 bytes of data starting at register address 0x00:

Byte No.	Data	R/W	Description	Start/Stop	Ack/Nak
1	0x78	W	Device address WR	STA	



2	0x00	W	Set register address = $0x00$	STO	
3	0x79	W	Device address RD	STA	
4	0x89	R	Read reg[0x00]		ACK
5	0xab	R	Read reg[0x01]		ACK
6	0xcd	R	Read reg[0x02]		ACK
7	0xef	R	Read reg[0x03]		NAK

Read 4 bytes of data starting at register address 0x04:

Byte No.	Data	R/W	Description	Start/Stop	Ack/Nak
1	0x78	W	Device address WR	STA	
2	0x04	W	Set register address = $0x04$	STO	
3	0x79	W	Device address RD	STA	
4	0x12	R	Read reg[0x04]		ACK
5	0x34	R	Read reg[0x05]		ACK
6	0x56	R	Read reg[0x06]		ACK
7	0x78	R	Read reg[0x07]		NAK

Modify the existing files

You will need to modify i2cSlave to suit your individual application. Specifically you will need to modify;

i2cSlave_define.v

Change I2C_ADDRESS to your I2C device address.

Change CLK_FREQ to match your system clock frequency.

registerInterface.v

Modify the input/output ports and the read and write processes to implement your own register interface.

i2cSlave.v

Modify the input/output ports and the instantiation of registerInterface to connect the modified registerInterface ports to the i2cSlave ports. The tri-state buffer is included here for convenience, but you may wish to remove it, and implement the tri-state buffer in your top level module. Note that only sdaIn and sdaOut are defined. If you wish for a more conventional tri-state interface, you can implement the following;

assign sda_i = sdaIn;



assign sda_o = 1'b0; assign sda_oe_n = sdaOut;

Add your own custom logic

Now you can include i2cSlave in your own top level module that connects the registers to your own custom logic, and connects sda and scl to your top level ports.



4.

Aardvark I2C Test Software

The <u>TotalPhase Aardvark I2C Host Adapter</u> provides a great way to test the i2cSlave core in hardware. The Aardvark connects to the target via 3 wires (SCL, SDA, GND), and connects to a PC via USB. You can use the TotalPhase Aardvark GUI to read and write to the core.

Aardvark GUI

Connect the Aardvark to your target hardware and a PC. On the PC open the Aardvark GUI, select the Aardvark device, then select batch mode. Click the 'Load' button, and browse to sw\aardvark_xml\readWriteTest.xml and click 'Open'. Now, click on the 'Execute' button.

You should see something similar to the following:

🖝 Aardvark I2C/SPI Control Center 💦 📃 🖂 🔀										
Ele Aardvark Help										
Lie gudvark (gep) Batch Instructions (<ard vark=""> <configure 12c="1" gpio="<li" spl="0"></configure></ard>	"0" tpower = 5" radix="16 1" radix="16 1" radix="16 1" radix="16 "/> Save	="0" pullup 5">00 89 3 5">00 <th>is="0"/> ab cd ef< c_write> c_write></th> <th>/i2c_write</th> <th>></th> <th></th> <th></th> <th></th> <th></th> <th>Etopped Execute Stop Help</th>	is="0"/> ab cd ef< c_write> c_write>	/i2c_write	>					Etopped Execute Stop Help
Transaction Log										
Time	Mod.	R/W	M/S	Feat.	B.R.	Addr.	Length	Data		^
2008-12-17 12:41:36.640 2008-12-17 12:41:36.640 2008-12-17 12:41:36.640	12C 12C 12C	w	м		400	0x3c	5	I2C Pullups Disabled I2C Bitrate Set to: 400 00 89 AB CD EF		
2008-12-17 12:41:36.640	I2C	W	M		400	0x3c	1	00		=
2008-12-17 12:41:36.655	12C 12C	W	M		400	0x3c	1	04 04		
2008-12-17 12:41:36.671	I2C	R	M		400	0x3c	4	12 34 56 78		~
<	_	_		_	ш					
									Clear Log	Save to File
Port 0 2237-237691										



Aardvark C/C++ MinGW

Windows gcc-mingw32:

1) Install GCC MinGW32.

From Base2Designs CD-ROM tools\MinGW_MSYS

Or the the latest version can be downloaded from the MinGW website:

http://www.mingw.org/

2) Install MSYS

From Base2Designs CD-ROM tools\MinGW_MSYS

Or the latest version can be downloaded from the MinGW website:

http://www.mingw.org/

- 3) From i2cSlave/sw/aardvark_c type 'make' at the MSYS command line
- 4) The executable is in i2cSlave/sw/aardvark_c/_output/



Clocks

Name	Source	Rates (MI	Hz)		Remarks	Description
		Max	Min	Res		_
clk	Input Pad	Limited by hardware	TBD. Only tested at 48MHz	-	Duty cycle 50/50.	System clock.

Table 1: List of clocks



IO Ports

Port	Width	Direction	Description
clk	1	input	Clock. If you change this clock from 48MHz
			you may need to alter some constants in the
			i2cSlave_define.v file
rst	1	input	1 = reset. Synchronous to clk. Resets all logic.
sda	8	inout	I2C SDA
scl	8	inout	I2C SCL
MyReg[3:0]	8	output	I2C accessible output registers. Modify to
			implement your own custom outputs
MyReg[7:4]	8	input	I2C accessible input registers. Modify to
			implement your own custom inputs

Table 2: List of IO ports



Resource Utilization

Target Device	Logic Cells / Macrocells	Memory bits
EPM7256 (256 macrocell CPLD)	143 macrocells	0
EP2C20	218 logic cells	0

Table 3 Resource utilization for Altera CycloneEP2C20, and EPM7256