URL
https://opencores.org/ocsvn/lxp32/lxp32/trunk
Subversion Repositories lxp32
[/] [lxp32/] [trunk/] [verify/] [lxp32/] [src/] [firmware/] [test005.asm] - Rev 9
Compare with Previous | Blame | View Log
/** This test verifies bytewise DBUS access*/lc r100, 0x10000000 // test result output pointerlc r101, haltlc r102, failurelc r16, 0x10000004 // output pointerlc r17, data // input pointer// Check for bytewise readlc r18, 0xbclc r19, 0x9alc r20, 0x78lc r21, 0x56lc r22, 0xffffffbclc r23, 0xffffff9alc r24, 0x78lc r25, 0x56lub r0, r17sw r16, r0cjmpne r102, r0, r18add r17, r17, 1lub r0, r17sw r16, r0cjmpne r102, r0, r19add r17, r17, 1lub r0, r17sw r16, r0cjmpne r102, r0, r20add r17, r17, 1lub r0, r17sw r16, r0cjmpne r102, r0, r21sub r17, r17, 3lsb r0, r17sw r16, r0cjmpne r102, r0, r22add r17, r17, 1lsb r0, r17sw r16, r0cjmpne r102, r0, r23add r17, r17, 1lsb r0, r17sw r16, r0cjmpne r102, r0, r24add r17, r17, 1lsb r0, r17sw r16, r0cjmpne r102, r0, r25// Check for bytewise writelc r17, 0x00008004sb r17, 0x12add r17, r17, 1sb r17, 0x34add r17, r17, 1sb r17, 0x56add r17, r17, 1sb r17, 0x78// Read the whole word and comparesub r17, r17, 3lw r0, r17lc r18, 0x78563412cjmpne r102, r0, r18sw r100, 1jmp r101failure:sw r100, 2halt:hltjmp r101data:.word 0x56789ABC