OpenCores
URL https://opencores.org/ocsvn/mblite/mblite/trunk

Subversion Repositories mblite

[/] [mblite/] [trunk/] [tb/] [rom_sw.mem] - Rev 2

Compare with Previous | Blame | View Log

// memory data file (do not edit the following line - required for mem load use)
// SB R20, R0, R4
// SB R20, R0, R5
// SB R20, R0, R6
// SB R20, R0, R7
// SH R20, R0, R4
// SH R20, R0, R6
// SW R20, R0, R4
// NOP
// NOP
// IMM FFFF             // Set IMM to negative
// ADDI R1, R20, 1000   // Imm value must be negative: R1 = FFFF1000 + 0000F0F1 = 000000F1
// IMM 0                // Set IMM to zero
// ADDI R1, R20, F000   // Imm value must be positive: R1 = 0000F000 + 0000F0F1 = 0001E0F1
// SWI R1, R10, 0       // Fwd on REG D
// NOP
// IMM FFFF             // Set IMM to negative
// ADDI R1, R20, 1000   // Imm value must be positive: R1 = FFFF1000 + 0000F0F1 = 000000F1
// NOP
// SWI R1, R10, 0       // Store F1 to MEM[R10]
// format=hex addressradix=h dataradix=h version=1.0 wordsperline=1
@00000000
D2802000
D2802800
D2803000
D2803800
D6802000
D6803000
DA802000
00000000
00000000
B000FFFF
20341000
B0000000
2034F000
F82A0000
00000000
B000FFFF
20341000
00000000
F82A0000
00000000
00000000
00000000

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.