## How to adapt the firmware to my implementation?

Answer:

- 1. edit minsoc/sw/support/orp.ld line 14 LENGTH = 0x00006E00 to
  - a) your memory amount in Bytes  $4 \cdot 2^{MEMORYADRWIDTH}$ , where MEMORYADRWIDTH is defined in `define MEMORY\_ADR\_WIDTH in "minsoc/rtl/verilog/minsoc\_defines.v"

 $4 \cdot 2^{MEMORYADRWIDTH}$  minus ORIGIN = 0x00001200

(e.g.  $4*2^{13} = 32,768$  Bytes = 0x8000 | LENGTH = 0x8000 - 0x1200 = 0x6E00)

- 2. select your STACK size on minsoc/sw/support/board.h line 16 #define STACK\_SIZE 0x01000
  - a) change your IN\_CLK if not using 25000000 (25MHz)

### How to configure the simulation

Answer:

- 1. configure your system: minsoc/rtl/verilog/minsoc\_defines.v
  - a) Note: you can uncomment ETHERNET on minsoc\_defines.v to input data to the SoC's Ethernet interface and read data from it
- 2. configure minsoc/bench/verilog/minsoc\_bench\_defines.v
  - a) Your testbench will use a memory model, not actually the same memory controller the implementation uses. This enables the option "define INITIALIZE\_MEMORY\_MODEL", where the firmware is loaded to the memory before testbench start.
  - b) You may use the actual implementation memory:
    - comment "`define INITIALIZE\_MEMORY\_MODEL"
    - edit minsoc/sim/run/generate\_bench
      - substitute "../bin/minsoc\_model.txt" for "../bin/minsoc\_memory.txt"
    - You might want to uncomment "'define START\_UP", it loads the firmware to a SPI memory. At start of testbench the system reads this memory and loads the firmware to main memory. Takes +-3 min. This is possible to be used for a real system, all you have to do is uncomment "'define START\_UP" from minsoc/rtl/verilog/minsoc\_defines.v.
- 3. Modify testbench

# Is it possible to debug the simulation as I debug the firmware running on my board?

Answer: Yes:

Open 3 terminals:

- 1. terminal 1: from minsoc/sim/run/
  - a) ./generate\_bench
  - b) ./run\_bench <your\_firmware.hex>
    - ./run\_bench ../../sw/uart/uart-nocache-twobyte-sizefirst.hex
- 2. terminal 2: from minsoc/sim/run
  - a) ./start\_server
- 3. terminal 3: at minsoc/sw/uart
  - a) or32-elf-gdb uart-nocache.or32
  - b) target remote :9999
  - c) load
    - ➢ if you have INITIALIZE\_MEMORY\_MODEL enabled you don't have to do this
    - if you have START\_UP and waited for the message: "Memory start-up completed..." you also don't need this
  - d) set \$pc=0x100
  - e) c

# My device is full, can I reduce the used logic of the SoC?

Answer: yes

- 1. configure minsoc/rtl/verilog/or1200/rtl/verilog/or1200\_defines.v (recommended values for different devices under synthesis\_examples.pdf)
  - a) Target FPGA memories (OR1200\_XILINX\_RAMB16 for Xilinx, Spartan 3 and above, OR1200\_ALTERA\_LPM for all Altera)

(if you do this, check: I have generate bench errors, what happened?)

b) Type of register file RAM (OR1200\_RFRAM\_GENERIC, OR1200\_RFRAM\_TWOPORT or OR1200\_RFRAM\_DUALPORT) (dual port is supported by Xilinx BRAM and Altera)

#### (select only one of the three)

- if altera: include `define OR1200\_ALTERA\_LPM\_XXX (if you wish right under `define OR1200\_ALTERA\_LPM)
- c) comment `define OR1200\_PM\_IMPLEMENTED
- d) If not using Linux you can:
  - uncomment `define OR1200\_NO\_DC

- uncomment `define OR1200\_NO\_IC
- ➤ uncomment `define OR1200\_NO\_DMMU
- uncomment `define OR1200\_NO\_IMMU
- comment out `define OR1200\_CFGR\_IMPLEMENTED
- e) If you don't need multiplication, mac operations or divisions
  - comment out `define OR1200\_MULT\_IMPLEMENTED
  - comment out `define OR1200\_MAC\_IMPLEMENTED
  - ➢ comment out `define OR1200\_DIV\_IMPLEMENTED

(If you do this, change sw/support/Makefile.inc line 7: GCC\_OPT=-mhard-mul -g to GCC\_OPT=-msoft-mul -g)

# I have generate bench errors, what happened?

#### Answer:

foo@ubuntu:~/minsoc/sim/run\$ ./generate\_bench .././bench/verilog/minsoc\_bench.v:590: error: Could not find variable ``minsoc\_top\_0.or1200\_top.or1200\_cpu.or1200\_rf.rf\_a.ramb16\_s36\_s36.mem" in ``minsoc\_bench.init\_fpga\_memory" ../../bench/verilog/minsoc\_bench.v:591: error: Could not find variable ``minsoc\_top\_0.or1200\_top.or1200\_cpu.or1200\_rf.rf\_b.ramb16\_s36\_s36.mem" in ``minsoc\_bench.init\_fpga\_memory" 2 error(s) during elaboration. foo@ubuntu:~/minsoc/sim/run\$

You tried to use the Xilinx RAM or your specific memory, by uncommenting the 'define OR1200\_XILINX\_RAMB16 or others in the minsoc/rtl/verilog/or1200/rtl/verilog/or1200\_defines.v file.

On or1200\_r3 the register file, or1200\_rf.v, always instantiates a generic memory for DUAL PORT RAM. Previously it instantiated a target specific or generic memory depending on your sets of or1200\_defines.v.

Since the CPU does not work if the registers aren't set to zero previous to simulation start, my testbench especifically set the memory content of the registers to zero, before simulation start. I didn't try to find out why this is like that, I only noticed it was that way.

First, I commented out the initialization for dual port RAM to test if the new memory would work. The simulation failed as it did before.

I could include a new initialization for the new memory. Because the new memory is generic and I believe target specific memory should be used whenever possible, I'd recommend you to switch it back to the way it was before and not to touch the memory initializations:

On or1200\_rf.v: lines 304 and 280 edit this way: 304: or1200\_dpram\_32x32 rf\_b ( .rst\_a(rst), .rst\_b(rst), .oe a(1'b1),

```
// Port A
.clk a(clk),
.ce a(rf enb),
...
280:
/* or1200 dpram #
(
.aw(5),
.dw(32)
)*/
or1200 dpram 32x32
rf_a
(
.rst a(rst),
.rst b(rst),
.oe a(1'b1),
// Port A
.clk a(clk),
.ce_a(rf_ena),
...
```

This might be a typo or maybe a work around for something else. That's something the OpenRISC developers have to tell us. It is remarkable that both, OR1200\_RFRAM\_GENERIC and OR1200\_TWOPORT are exactly the way there were before. However, the OR1200\_RFRAM\_DUALPORT uses now a new module, which is basically an adaptation of the OR1200\_RFRAM\_GENERIC one, but with DUALPORT, of course.