

# MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture

Document Number: MD00090 Revision 3.12 April 28, 2011

MIPS Technologies, Inc. 955 East Arques Avenue Sunnyvale, CA 94085-4521

Copyright © 2001-2003,2005,2008-2011 MIPS Technologies Inc. All rights reserved.



Copyright © 2001-2003,2005,2008-2011 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS-3D, MIPS16, MIPS16e, MIPS32, MIPS64, MIPS-Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS-VERIFIED, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEf, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microMIPS, OCI, PDtrace, the Pipeline, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Template: nB1.03, Built with tags: 2B ARCH MIPS32

# **Contents**

Chapter 1: About This Book		.11
1.1: Typographical Conventions		
1.1.1: Italic Text		. 11
1.1.2: Bold Text		. 12
1.1.3: Courier Text		. 12
1.2: UNPREDICTABLE and UNDEFINED		
1.2.1: UNPREDICTABLE		
1.2.2: UNDEFINED		
1.2.3: UNSTABLE		
1.3: Special Symbols in Pseudocode Notation		
1.4: For More Information		
Chapter 2: The MIPS32 and microMIPS32 Privileged Resour	ce Architecture	. 17
2.1: Introduction		
2.2: The MIPS Coprocessor Model		. 17
2.2.1: CP0 - The System Coprocessor		
2.2.2: CP0 Registers		
Chapter 3: MIPS32 and microMIPS32 Operating Modes		. 19
3.1: Debug Mode		
3.2: Kernel Mode		
3.3: Supervisor Mode		
3.4: User Mode		
3.5: Other Modes		
3.5.1: 64-bit Floating Point Operations Enable		
3.5.2: 64-bit FPR Enable		
3.5.3: Coprocessor 0 Enable		
3.5.4: ISA Mode		
Chapter 4: Virtual Memory		. 23
4.1: Differences between Releases of the Architecture		
4.1.1: Virtual Memory		. 23
4.1.2: Protection of Virtual Memory Pages		
4.1.3: Context Register		. 23
4.2: Terminology		. 24
4.2.1: Address Space		. 24
4.2.2: Segment and Segment Size		. 24
4.2.3: Physical Address Size (PABITS)		
4.3: Virtual Address Spaces		
4.4: Compliance		
4.5: Access Control as a Function of Address and Operating Mode		
4.6: Address Translation and Cacheability & Coherency Attributes		
4.7: Address Translation for the kuseg Segment when Status <sub>ERL</sub> =		
4.8: Special Behavior for the kseg3 Segment when Debug <sub>DM</sub> = 1		
4.9: TLB-Based Virtual Address Translation		
4.9.1: Address Space Identifiers (ASID)		

4.9.2: TLB Organization	30
4.9.3: TLB Initialization	
4.9.4: Address Translation	
Chapter 5: Common Device Memory Map	
5.1: CDMMBase Register	
5.2: CDMM - Access Control and Device Register Blocks	
5.2.1: Access Control and Status Registers	41
Chapter 6: Interrupts and Exceptions	43
6.1: Interrupts	
6.1.1: Interrupt Modes	
6.1.2: Generation of Exception Vector Offsets for Vectored Interrupts	
6.2: Exceptions	
6.2.1: Exception Priority	
6.2.2: Exception Vector Locations	
6.2.3: General Exception Processing	
6.2.4: EJTAG Debug Exception	
6.2.5: Reset Exception	
6.2.6: Soft Reset Exception	
6.2.7: Non Maskable Interrupt (NMI) Exception	
6.2.8: Machine Check Exception	
6.2.9: Address Error Exception	
6.2.10: TLB Refill Exception	
6.2.11: Execute-Inhibit Exception	
6.2.12: Read-Inhibit Exception	
6.2.13: TLB Invalid Exception	
6.2.14: TLB Modified Exception	
6.2.15: Cache Error Exception	
6.2.16: Bus Error Exception	
6.2.17: Integer Overflow Exception	
6.2.18: Trap Exception	
6.2.19: System Call Exception	
6.2.20: Breakpoint Exception	
6.2.21: Reserved Instruction Exception	
6.2.22: Coprocessor Unusable Exception	
6.2.23: Floating Point Exception	
6.2.24: Coprocessor 2 Exception	
6.2.25: Watch Exception	
6.2.26: Interrupt Exception	
0.2.20	
Chapter 7: GPR Shadow Registers	
7.1: Introduction to Shadow Sets	
7.2: Support Instructions	78
Chapter 8: CP0 Hazards	79
8.1: Introduction	
8.2: Types of Hazards	
8.2.1: Possible Execution Hazards	
8.2.2: Possible Instruction Hazards	
8.3: Hazard Clearing Instructions and Events	
8 3 1: MIDS32 Instruction Encoding	82

	8.3.2: microMIPS32 Instruction Encoding	83
Cha	apter 9: Coprocessor 0 Registers	85
	9.1: Coprocessor 0 Register Summary	85
	9.2: Notation	90
	9.3: Writing CPU Registers	
	9.4: Index Register (CP0 Register 0, Select 0)	92
	9.5: Random Register (CP0 Register 1, Select 0)	93
	9.6: EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select 0)	94
	9.7: Context Register (CP0 Register 4, Select 0)	99
	9.8: ContextConfig Register (CP0 Register 4, Select 1)	103
	9.9: UserLocal Register (CP0 Register 4, Select 2)	105
	9.10: PageMask Register (CP0 Register 5, Select 0)	106
	9.11: PageGrain Register (CP0 Register 5, Select 1)	108
	9.12: Wired Register (CP0 Register 6, Select 0)	111
	9.13: HWREna Register (CP0 Register 7, Select 0)	113
	9.14: BadVAddr Register (CP0 Register 8, Select 0)	
	9.15: Count Register (CP0 Register 9, Select 0)	
	9.16: Reserved for Implementations (CP0 Register 9, Selects 6 and 7)	
	9.17: EntryHi Register (CP0 Register 10, Select 0)	
	9.18: Compare Register (CP0 Register 11, Select 0)	
	9.19: Reserved for Implementations (CP0 Register 11, Selects 6 and 7)	
	9.20: Status Register (CP Register 12, Select 0)	
	9.21: IntCtl Register (CP0 Register 12, Select 1)	
	9.22: SRSCtl Register (CP0 Register 12, Select 2)	
	9.23: SRSMap Register (CP0 Register 12, Select 3)	
	9.24: Cause Register (CP0 Register 13, Select 0)	
	9.25: Exception Program Counter (CP0 Register 14, Select 0)	
	9.25.1: Special Handling of the EPC Register in Processors That Implement the MIPS16e ASE or t	
	microMIPS32 Base Architectures	
	9.26: Processor Identification (CP0 Register 15, Select 0)	142
	9.27: EBase Register (CP0 Register 15, Select 1)	
	9.28: CDMMBase Register (CP0 Register 15, Select 2)	146
	9.29: CMGCRBase Register (CP0 Register 15, Select 3)	
	9.30: Configuration Register (CP0 Register 16, Select 0)	
	9.31: Configuration Register 1 (CP0 Register 16, Select 1)	
	9.32: Configuration Register 2 (CP0 Register 16, Select 2)	
	9.33: Configuration Register 3 (CP0 Register 16, Select 3)	
	9.34: Configuration Register 4 (CP0 Register 16, Select 4)	
	9.35: Reserved for Implementations (CP0 Register 16, Selects 6 and 7)	
	9.36: Load Linked Address (CP0 Register 17, Select 0)	
	9.37: WatchLo Register (CP0 Register 18)	
	9.38: WatchHi Register (CP0 Register 19)	
	9.39: Reserved for Implementations (CP0 Register 22, all Select values)	
	9.40: Debug Register (CP0 Register 23, Select 0)	
	9.41: Debug2 Register (CP0 Register 23, Select 6)	
	9.42: DEPC Register (CP0 Register 24)	
	9.42.1: Special Handling of the DEPC Register in Processors That Implement the MIPS16e ASE o	
	microMIPS32 Base Architecture	
	9.43: Performance Counter Register (CP0 Register 25)	
	9.44: ErrCtl Register (CP0 Register 26, Select 0)	
	9.45: CacheErr Register (CP0 Register 27, Select 0)	
	9.46: TagLo Register (CP0 Register 28, Select 0, 2)	
	, , ,	

9.47: DataLo Register (CP0 Register 28, Select 1, 3)	187
9.48: TagHi Register (CP0 Register 29, Select 0, 2)	
9.49: DataHi Register (CP0 Register 29, Select 1, 3)	
9.50: ErrorEPC (CP0 Register 30, Select 0)	190
9.50.1: Special Handling of the ErrorEPC Register in Processors That Implement the MIPS	S16e ASE or
microMIPS32 Base Architecture	190
9.51: DESAVE Register (CP0 Register 31)	192
9.52: KScratchn Registers (CP0 Register 31, Selects 2 to 7)	
Appendix A: Alternative MMU Organizations	
A.1: Fixed Mapping MMU	
A.1.1: Fixed Address Translation	
A.1.2: Cacheability Attributes	
A.1.3: Changes to the CP0 Register Interface	
A.2: Block Address Translation	
A.2.1: BAT Organization	
A.2.2: Address Translation	
A.2.3: Changes to the CP0 Register Interface	
A.3: Dual Variable-Page-Size and Fixed-Page-Size TLBs	
A.3.1: MMU Organization	202
A.3.2: Programming Interface	203
A.3.3: Changes to the TLB Instructions	205
A.3.4: Changes to the COP0 Registers	206
A.3.5: Software Compatibility	208
Annandiy B. Pavision History	200

# **Figures**

Figure 4-1: Virtual Address Space	25
Figure 4-2: References as a Function of Operating Mode	27
Figure 4.3: Contents of a TLB Entry	30
Figure 5.1: Example Organization of the CDMM	41
Figure 5.2: Access Control and Status Register	
Figure 6-1: Interrupt Generation for Vectored Interrupt Mode	49
Figure 6-2: Interrupt Generation for External Interrupt Controller Interrupt Mode	52
Figure 9-1: Index Register Format	92
Figure 9-2: Random Register Format	93
Figure 9-3: EntryLo0, EntryLo1 Register Format in Release 1 of the Architecture	94
Figure 9-4: EntryLo0, EntryLo1 Register Format in Release 2 of the Architecture	95
Figure 9-5: EntryLo0, EntryLo1 Register Format in Release 3 of the Architecture	96
Figure 9-6: Context Register Format when Config3CTXTC=0 and Config3SM=0	99
Figure 9-7: Context Register Format when Config3CTXTC=1 or Config3SM=1	100
Figure 9.8: ContextConfig Register Format	103
Figure 9-9: UserLocal Register Format	105
Figure 9-10: PageMask Register Format	106
Figure 9-11: PageGrain Register Format	108
Figure 9-12: Wired And Random Entries In The TLB	111
Figure 9-13: Wired Register Format	111
Figure 9-14: HWREna Register Format	
Figure 9-15: BadVAddr Register Format	
Figure 9-16: Count Register Format	
Figure 9-17: EntryHi Register Format	
Figure 9-18: Compare Register Format	
Figure 9-19: Status Register Format	
Figure 9-20: IntCtl Register Format	
Figure 9-21: SRSCtl Register Format	
Figure 9-22: SRSMap Register Format	
Figure 9-23: Cause Register Format	
Figure 9-24: EPC Register Format	
Figure 9-25: PRId Register Format	
Figure 9-26: EBase Register Format	
Figure 9.27: CDMMBase Register	
Figure 9.28: CMGCRBase Register	
Figure 9-29: Config Register Format	
Figure 9-1: Config1 Register Format	
Figure 9-30: Config2 Register Format	
Figure 9-31: Config3 Register Format.	
Figure 9-32: Config4 Register Format	
Figure 9-33: LLAddr Register Format	
Figure 9-34: WatchLo Register Format	
Figure 9-35: WatchHi Register Format	
Figure 9-36: Performance Counter Control Register Format	
Figure 9-37: Performance Counter Counter Register Format	
Figure 9-38: ErrorEPC Register Format	
Figure 9-39: KScratchn Register Format	194

Figure A-1: Memory Mapping when ERL = 0	197
Figure A-2: Memory Mapping when ERL = 1	
Figure A-3: Config Register Additions	
	200

# **Tables**

Table 1.1: Symbols Used in Instruction Operation Statements	13
Table 4.1: Virtual Memory Address Spaces	26
Table 4.2: Address Space Access as a Function of Operating Mode	28
Table 4.3: Address Translation and Cacheability and Coherency Attributes for the kseg0 and kseg1 Segments	. 29
Table 4.4: Physical Address Generation	36
Table 5.1: Access Control and Status Register Field Descriptions	41
Table 6.1: Interrupt Modes	
Table 6.2: Request for Interrupt Service in Interrupt Compatibility Mode	45
Table 6.3: Relative Interrupt Priority for Vectored Interrupt Mode	48
Table 6.4: Exception Vector Offsets for Vectored Interrupts	53
Table 6.5: Interrupt State Changes Made Visible by EHB	54
Table 6.6: Priority of Exceptions	55
Table 6.7: Exception Type Characteristics	57
Table 6.8: Exception Vector Base Addresses	58
Table 6.9: Exception Vector Offsets	58
Table 6.10: Exception Vectors	
Table 6.11: Value Stored in EPC, ErrorEPC, or DEPC on an Exception	60
Table 7.1: Instructions Supporting Shadow Sets	
Table 8.1: Possible Execution Hazards	
Table 8.2: Possible Instruction Hazards	
Table 8.3: Hazard Clearing Instructions	
Table 9.1: Coprocessor 0 Registers in Numerical Order	
Table 9.2: Read/Write Bit Field Notation	
Table 9.3: Index Register Field Descriptions	
Table 9.4: Random Register Field Descriptions.	
Table 9.5: EntryLo0, EntryLo1 Register Field Descriptions in Release 1 of the Architecture	
Table 9.6: EntryLo0, EntryLo1 Register Field Descriptions in Release 2 of the Architecture	
Table 9.7: EntryLo Field Widths as a Function of PABITS	
Table 9.8: EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture	
Table 9.9: Cacheability and Coherency Attributes	
Table 9.10: Context Register Field Descriptions when Config3CTXTC=0 and Config3SM=0	99
Table 9.11: Context Register Field Descriptions when Config3CTXTC=1 or Config3SM=1	
Table 9.13: Recommended ContextConfig Values	
Table 9.14: UserLocal Register Field Descriptions	
Table 9.15: PageMask Register Field Descriptions	
Table 9.16: Values for the Mask and MaskX1 Fields of the PageMask Register	
Table 9.17: PageGrain Register Field Descriptions	
Table 9.18: Wired Register Field Descriptions	
Table 9.19: HWREna Register Field Descriptions	
Table 9.20: RDHWR Register Numbers	
Table 9.21: BadVAddr Register Field Descriptions	
Table 9.22: Count Register Field Descriptions	
Table 9.23: EntryHi Register Field Descriptions	
Table 9.24: Compare Register Field Descriptions	
Table 9.25: Status Register Field Descriptions	
Table 9.26: IntCtl Register Field Descriptions	
J	

Table 9.27: SRSCtl Register Field Descriptions	130
Table 9.28: Sources for new SRSCtl <sub>CSS</sub> on an Exception or Interrupt	131
Table 9.29: SRSMap Register Field Descriptions	133
Table 9.30: Cause Register Field Descriptions	134
Table 9.31: Cause Register ExcCode Field	138
Table 9.32: EPC Register Field Descriptions	140
Table 9.33: PRId Register Field Descriptions	142
Table 9.34: EBase Register Field Descriptions	144
Table 9.35: Conditions Under Which EBase1512 Must Be Zero	145
Table 9.36: CDMMBase Register Field Descriptions	146
Table 9.37: CMGCRBase Register Field Descriptions	148
Table 9.38: Config Register Field Descriptions	149
Table 9-1: Config1 Register Field Descriptions	152
Table 9.39: Config2 Register Field Descriptions	156
Table 9.40: Config3 Register Field Descriptions	159
Table 9.41: Config4 Register Field Descriptions	165
Table 9.42: LLAddr Register Field Descriptions	170
Table 9.43: WatchLo Register Field Descriptions	171
Table 9.44: WatchHi Register Field Descriptions	173
Table 9.45: Example Performance Counter Usage of the PerfCnt CP0 Register	180
Table 9.46: Performance Counter Control Register Field Descriptions	181
Table 9.47: Performance Counter Counter Register Field Descriptions	183
Table 9.48: ErrorEPC Register Field Descriptions	190
Table 9.49: KScratchn Register Field Descriptions	194
Table A.1: Physical Address Generation from Virtual Addresses	195
Table A.2: Config Register Field Descriptions	199
Table A.3: BAT Entry Assignments	200

# **About This Book**

The MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS32<sup>TM</sup> Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS32<sup>TM</sup> instruction set
- Volume III describes the MIPS32® and microMIPS32<sup>TM</sup> Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e<sup>TM</sup> Application-Specific Extension to the MIPS32® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX<sup>TM</sup> Application-Specific Extension to the MIPS64® Architecture and microMIPS64<sup>TM</sup>. It is not applicable to the MIPS32® document set nor the microMIPS32<sup>TM</sup> document set
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS®Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture
- Volume IV-e describes the MIPS® DSP Application-Specific Extension to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Application-Specific Extension to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture

### 1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

#### 1.1.1 Italic Text

• is used for *emphasis* 

- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as cached and uncached

#### 1.1.2 Bold Text

- represents a term that is being defined
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

#### 1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

#### 1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

#### 1.2.1 UNPREDICTABLE

**UNPREDICTABLE** results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

**UNPREDICTABLE** results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which
  is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user
  mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in
  another process
- UNPREDICTABLE operations must not halt or hang the processor

#### 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

**UNDEFINED** operations or behavior has one implementation restriction:

• **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

#### 1.2.3 UNSTABLE

**UNSTABLE** results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

**UNSTABLE** values have one implementation restriction:

 Implementations of operations generating UNSTABLE results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

#### 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

**Table 1.1 Symbols Used in Instruction Operation Statements** 

Symbol	Meaning
<b>←</b>	Assignment
=, ≠	Tests for equality and inequality
	Bit string concatenation
x <sup>y</sup>	A y-bit string formed by y copies of the single-bit value x
b#n	A constant value <i>n</i> in base <i>b</i> . For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
0bn	A constant value <i>n</i> in base 2. For instance 0b100 represents the binary value 100 (decimal 4).
0xn	A constant value $n$ in base 16. For instance $0x100$ represents the hexadecimal value $100$ (decimal 256).
x <sub>yz</sub>	Selection of bits $y$ through $z$ of bit string $x$ . Little-endian bit notation (rightmost bit is 0) is used. If $y$ is less than $z$ , this expression is an empty (zero length) bit string.
+, -	2's complement or floating point arithmetic: addition, subtraction
*,×	2's complement or floating point multiplication (both used for either)
div	2's complement integer division

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
≤	2's complement less-than or equal comparison
≥	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]	CPU general-purpose register $x$ . The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, $GPR[x]$ is a short-hand notation for $SGPR[SRSCtl_{CSS}, x]$ .
SGPR[s,x]	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. <i>SGPR</i> [ <i>s</i> , <i>x</i> ] refers to GPR set <i>s</i> , register <i>x</i> .
FPR[x]	Floating Point operand register x
FCC[CC]	Floating Point condition code CC. FCC[0] has the same value as COC[1].
FPR[x]	Floating Point (Coprocessor unit 1), general register <i>x</i>
CPR[z,x,s]	Coprocessor unit z, general register x, select s
CP2CPR[x]	Coprocessor unit 2, general register <i>x</i>
CCR[z,x]	Coprocessor unit z, control register x
CP2CCR[x]	Coprocessor unit 2, control register <i>x</i>
COC[z]	Coprocessor unit z condition signal
Xlat[x]	Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 $\rightarrow$ Little-Endian, 1 $\rightarrow$ Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions (0 $\rightarrow$ Little-Endian, 1 $\rightarrow$ Big-Endian). In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the $RE$ bit of the $Status$ register. Thus, ReverseEndian may be computed as $(SR_{RE}$ and User mode).
LLbit	Bit of <b>virtual</b> state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.

<sup>14</sup> MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol			Meaning
I:, I+n:, I-n:	time during which instruction appear time label of <b>I</b> . Son instruction time of labeled with the insappears to occur. Finstruction. Such a register in a section The effect of pseudime" as the effect sequence, the effect	the pseudocode to occur during netimes effects another instruction time, for example, an instruction had a labeled I+1. docode statement of pseudocode its of the statements that occur "a	on description lines and functions as a label. It indicates the instruction appears to "execute." Unless otherwise indicated, all effects of the current the instruction time of the current instruction. No label is equivalent to a of an instruction appear to occur either earlier or later — that is, during the tion. When this happens, the instruction operation is written in sections relative to the current instruction I, in which the effect of that pseudocode instruction may have a result that is not available until after the next as the portion of the instruction operation description that writes the result that for the current instruction labelled I+1 appears to occur "at the same statements labeled I for the following instruction. Within one pseudocode tents take place in order. However, between sequences of statements for at the same time," there is no defined order. Programs must not depend on a veen such sections.
PC	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot.  In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. The PC value contains a full 32-bit address all of which are significant during a memory reference.		
ISA Mode	In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architectures, the <i>ISA Mode</i> is a single-bit register that determines in which mode the processor is executing, as follows:		
		Encoding	Meaning
		0	The processor is executing 32-bit MIPS instructions
		1	The processor is executing MIIPS16e instructions
	In the MIPS Architecture, the ISA Mode value is only visible indirectly, such as when the processor stores a combined value of the upper bits of PC and the ISA Mode into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception.		
PABITS			its implemented is represented by the symbol PABITS. As such, if 36
	physical address bi	ts were implem	nented, the size of the physical address space would be $2^{PABITS} = 2^{36}$ bytes.
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.		
	a MIPS32 implementation ister. If this bit is a ates with 32 64-bit	entation. In such 0, the processor FPRs.	compatibility mode in which the processor references the FPRs as if it were in a case <b>FP32RegisterMode</b> is computed from the FR bit in the <i>Status</i> regor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operer is computed from the FR bit in the <i>Status</i> register.
InstructionInBranchDe- laySlot	or jump. This cond	lition reflects th jump occurs to	at the Program Counter address was executed in the delay slot of a branch at dynamic state of the instruction, not the <i>static</i> state. That is, the value is an instruction whose PC immediately follows a branch or jump, but which f a branch or jump.

**Table 1.1 Symbols Used in Instruction Operation Statements (Continued)** 

Symbol	Meaning
tion, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.

#### 1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: http://www.mips.com

For comments or questions on the MIPS32® Architecture or this document, send Email to support@mips.com.

# The MIPS32 and microMIPS32 Privileged Resource Architecture

#### 2.1 Introduction

The MIPS32 and microMIPS32 Privileged Resource Architecture (PRA) is a set of environments and capabilities on which the Instruction Set Architectures operate. The effects of some components of the PRA are user-visible, for instance, the virtual memory layout. Many other components are visible only to the operating system kernel and to systems programmers. The PRA provides the mechanisms necessary to manage the resources of the CPU: virtual memory, caches, exceptions and user contexts. This chapter describes these mechanisms.

#### 2.2 The MIPS Coprocessor Model

The MIPS ISA provides for up to 4 coprocessors. A coprocessor extends the functionality of the MIPS ISA, while sharing the instruction fetch and execution control logic of the CPU. Some coprocessors, such as the system coprocessor and the floating point unit are standard parts of the ISA, and are specified as such in the architecture documents. Coprocessors are generally optional, with one exception: CP0, the system coprocessor, is required. CP0 is the ISA interface to the Privileged Resource Architecture and provides full control of the processor state and modes.

#### 2.2.1 CP0 - The System Coprocessor

CP0 provides an abstraction of the functions necessary to support an operating system: exception handling, memory management, scheduling, and control of critical resources. The interface to CP0 is through various instructions encoded with the *COP0* opcode, including the ability to move data to and from the CP0 registers, and specific functions that modify CP0 state. The CP0 registers and the interaction with them make up much of the Privileged Resource Architecture.

#### 2.2.2 CP0 Registers

The CP0 registers provide the interface between the ISA and the PRA. The CP0 registers are described in Chapter 9.



# MIPS32 and microMIPS32 Operating Modes

The MIPS32 and microMIPS32 PRA requires two operating mode: User Mode and Kernel Mode. When operating in User Mode, the programmer has access to the CPU and FPU registers that are provided by the ISA and to a flat, uniform virtual memory address space. When operating in Kernel Mode, the system programmer has access to the full capabilities of the processor, including the ability to change virtual memory mapping, control the system environment, and context switch between processes.

In addition, the MIPS PRA supports the implementation of two additional modes: Supervisor Mode and EJTAG Debug Mode. Refer to the EJTAG specification for a description of Debug Mode.

In Release 2 of the MIPS32 Architecture, support was added for 64-bit coprocessors (and, in particular, 64-bit floating point units) with 32-bit CPUs. As such, certain floating point instructions which were previously enabled by 64-bit operations on a MIPS64 processor are now enabled by a new 64-bit floating point operations enabled. Release 3 (e.g. MIPSr3) introduced the microMIPS instruction set, so all microMIPS processors may implement a 64-bit floating point unit.

#### 3.1 Debug Mode

For processors that implement EJTAG, the processor is operating in Debug Mode if the DM bit in the CP0 *Debug* register is a one. If the processor is running in Debug Mode, it has full access to all resources that are available to Kernel Mode operation.

#### 3.2 Kernel Mode

The processor is operating in Kernel Mode when the DM bit in the *Debug* register is a zero (if the processor implements Debug Mode), and any of the following three conditions is true:

- The KSU field in the CP0 Status register contains 0b00
- The EXL bit in the Status register is one
- The ERL bit in the *Status* register is one

The processor enters Kernel Mode at power-up, or as the result of an interrupt, exception, or error. The processor leaves Kernel Mode and enters User Mode or Supervisor Mode when all of the previous three conditions are false, usually as the result of an ERET instruction.

## 3.3 Supervisor Mode

The processor is operating in Supervisor Mode (if that optional mode is implemented by the processor) when all of the following conditions are true:

#### MIPS32 and microMIPS32 Operating Modes

- The DM bit in the *Debug* register is a zero (if the processor implements Debug Mode)
- The KSU field in the *Status* register contains 0b01
- The EXL and ERL bits in the *Status* register are both zero

#### 3.4 User Mode

The processor is operating in User Mode when all of the following conditions are true:

- The DM bit in the *Debug* register is a zero (if the processor implements Debug Mode)
- The KSU field in the Status register contains 0b10
- The EXL and ERL bits in the *Status* register are both zero

#### 3.5 Other Modes

#### 3.5.1 64-bit Floating Point Operations Enable

Instructions that are implemented by a 64-bit floating point unit are legal under any of the following conditions:

- In an implementation of Release 1 of the Architecture, 64-bit floating point operations are never enabled in a MIPS32 processor.
- In an implementation of Release 2 (and subsequent releases) of the Architecture, 64-bit floating point operations are enabled if the F64 bit in the FIR register is a one. The processor must also implement the floating point data type. Release 3 (e.g. MIPSr3) introduced the microMIPS instruction set. So on all microMIPS processors, 64-bit floating point operations are enabled if the F64 bit in the FIR register is a one.

#### 3.5.2 64-bit FPR Enable

Access to 64-bit FPRs is controlled by the FR bit in the *Status* register. If the FR bit is one, the FPRs are interpreted as 32 64-bit registers that may contain any data type. If the FR bit is zero, the FPRs are interpreted as 32 32-bit registers, any of which may contain a 32-bit data type (W, S). In this case, 64-bit data types are contained in even-odd pairs of registers.

64-bit FPRs are supported in a MIPS64 processor in Release 1 of the Architecture, or in a 64-bit floating point unit, for both MIPS32 and MIPS64 processors, in Release 2 of the Architecture. 64-bit FPRs are supported for all processors using Architecture releases subsequent to Release 2, including all microMIPS processors.

The operation of the processor is **UNPREDICTABLE** under the following conditions:

- The FR bit is a zero, 64-bit operations are enabled, and a floating point instruction is executed whose datatype is L or PS.
- The FR bit is a zero and an odd register is referenced by an instruction whose datatype is 64-bits

#### 3.5.3 Coprocessor 0 Enable

Access to Coprocessor 0 registers are enabled under any of the following conditions:

- The processor is running in Kernel Mode or Debug Mode, as defined above
- The CU0 bit in the *Status* register is one.

#### 3.5.4 ISA Mode

Release 3 of the Architecture (e.g.  $MIPSr3^{TM}$ ) introduced a second branch of the instruction set family, microMIPS32. Devices can implement both ISA branches (MIPS32 and microMIPS32) or only one branch.

The ISA Mode bit is used to denote which ISA branch to use when decoding instructions. This bit is normally not visible to software. It's value is saved to any GPR that would be used as a jump target address, such as GPR31 when written by a JAL instruction or the source register for a JR instruction.

For processors that implement the MIPS32 ISA, the ISA Mode bit value of zero selects MIPS32. For processors that implement the microMIPS32 ISA, the ISA Mode bit value of one selects microMIPS32. For processors that implement the MIPS16e<sup>TM</sup> ASE, the ISA Mode bit value of one selects MIPS16e. A processor is not allowed to implement both MIPS16e and microMIPS.

Please read Volume II-B: Introduction to the microMIPS32 Instruction Set, Section 5.3, "ISA Mode Switch" for a more in-depth description of ISA mode switching between the ISA branches and the ISA Mode bit.



# **Virtual Memory**

#### 4.1 Differences between Releases of the Architecture

#### 4.1.1 Virtual Memory

In Release 1 of the Architecture, the minimum page size was 4KB, with optional support for pages as large as 256MB. In Release 2 of the Architecture (and subsequent releases), optional support for 1KB pages was added for use in specific embedded applications that require access to pages smaller than 4KB. Such usage is expected to be in conjunction with a default page size of 4KB and is not intended or suggested to replace the default 4KB page size but, rather, to augment it.

Support for 1KB pages involves the following changes:

- Addition of the *PageGrain* register. This register is also used by the SmartMIPS<sup>™</sup> ASE specification, but bits used by Release 2 of the Architecture and the SmartMIPS ASE specification do not overlap.
- Modification of the EntryHi register to enable writes to, and use of, bits 12...11 (VPN2X).
- Modification of the PageMask register to enable writes to, and use of, bits 12..11 (MaskX).
- Modification of the *EntryLo0* and *EntryLo1* registers to shift the PFN field to the left by 2 bits, when 1KB page support is enabled, to create space for two lower-order physical address bits.

Support for 1KB pages is denoted by the Config3<sub>SP</sub> bit and enabled by the PageGrain<sub>ESP</sub> bit.

#### 4.1.2 Protection of Virtual Memory Pages

In Release 3 of the Architecture, e.g. MIPSr3, two optional control bits are added to each TLB entry. These bits, *RI* (*Read Inhibit*) and *XI* (*Execute Inhibit*), allows more types of protection to be used for virtual pages - including write-only pages, non-executable pages.

This feature originated in the SmartMIPS ASE but has been modified from the original SmartMIPS definition. For the Release 3 version of this feature, each of the RI and XI bits can be separately implemented. For the Release 3 version of this feature, new exception codes are used when a TLB access does not obey the RI/XI bits.

#### 4.1.3 Context Register

In Release 3 of the Architecture, e.g. MIPSr3, the *Context* register is a read/write register containing a address pointer that can point to an arbitrary power-of-two aligned data structure in memory, such as an entry in the page table entry (PTE) array. In Releases 1 & 2, this pointer was defined to reference a fixed-sized 16-byte structure in memory within a linear array containing an entry for each even/odd virtual page pair. The Release 3 version of the *Context* register can be used far more generally.

#### **Virtual Memory**

This feature originated in the SmartMIPS ASE. This feature is optional in the Release 3 version of the base architecture.

#### 4.2 Terminology

#### 4.2.1 Address Space

An *Address Space* is the range of all possible addresses that can be generated. There is one 32-bit Address Space in the MIPS32 Architecture.

#### 4.2.2 Segment and Segment Size

A Segment is a defined subset of an Address Space that has self-consistent reference and access behavior. Segments are either  $2^{29}$  or  $2^{31}$  bytes in size, depending on the specific Segment.

#### 4.2.3 Physical Address Size (PABITS)

The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be  $2^{PABITS} = 2^{36}$  bytes. The format of the EntryLo0 and EntryLo1 registers implicitly limits the physical address size to  $2^{36}$  bytes. Software may determine the value of PABITS by writing all ones to the EntryLo0 or EntryLo1 registers and reading the value back. Bits read as "1" from the PFN field allow software to determine the boundary between the PFN and 0 fields to calculate the value of PABITS.

#### 4.3 Virtual Address Spaces

The MIPS32/microMIPS32 virtual address space is divided into five segments as shown in Figure 4-1.

0xFFFF FFFF Kernel Mapped kseg3 0xE000 0000 0xDFFF FFFF Supervisor Mapped ksseg 0xC000 0000 0xBFFF FFFF Kernel Unmapped Uncached kseg1 0xA000 0000 0x9FFF FFFF Kernel Unmapped kseg0 0x8000 0000 0x7FFF FFFF useg User Mapped

Figure 4-1 Virtual Address Space

Each Segment of an Address Space is classified as "Mapped" or "Unmapped". A "Mapped" address is one that is translated through the TLB or other address translation unit. An "Unmapped" address is one which is not translated through the TLB and which provides a window into the lowest portion of the physical address space, starting at physical address zero, and with a size corresponding to the size of the unmapped Segment.

Additionally, the kseg1 Segment is classified as "Uncached". References to this Segment bypass all levels of the cache hierarchy and allow direct access to memory without any interference from the caches.

0x0000 0000

Table 4.1 lists the same information in tabular form. Each Segment of an Address Space is associated with one of the

**Table 4.1 Virtual Memory Address Spaces** 

VA <sub>3129</sub>	Segment Name(s)	Address Range	Associated with Mode	Reference Legal from Mode(s)	Actual Segment Size
0b111	kseg3	0xFFFF FFFF through 0xE000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b110	sseg ksseg	0xDFFF FFFF through 0xC000 0000	Supervisor	Supervisor Kernel	2 <sup>29</sup> bytes
0b101	kseg1	0xBFFF FFFF through 0xA000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b100	kseg0	0x9FFF FFFF through 0x8000 0000	Kernel	Kernel	2 <sup>29</sup> bytes
0b0xx	useg suseg kuseg	0x7FFF FFFF through 0x0000 0000	User	User Supervisor Kernel	2 <sup>31</sup> bytes

three processor operating modes (User, Supervisor, or Kernel). A Segment that is associated with a particular mode is accessible if the processor is running in that or a more privileged mode. For example, a Segment associated with User Mode is accessible when the processor is running in User, Supervisor, or Kernel Modes. A Segment is not accessible if the processor is running in a less privileged mode than that associated with the Segment. For example, a Segment associated with Supervisor Mode is not accessible when the processor is running in User Mode and such a reference results in an Address Error Exception. The "Reference Legal from Mode(s)" column in Table 4-2 lists the modes from which each Segment may be legally referenced.

If a Segment has more than one name, each name denotes the mode from which the Segment is referenced. For example, the Segment name "useg" denotes a reference from user mode, while the Segment name "kuseg" denotes a reference to the same Segment from kernel mode.

Figure 4-6 shows the Address Space as seen when the processor is operating in each of the operating modes.

Figure 4-2 References as a Function of Operating Mode

User Mode References		Supervisor Mode References		Kernel Mode References	
0xFFFF FFFF		0xFFFF FFFF		0xFFFF FFFF	
			Address Error	kseg3	Kernel Mapped
		0xE000 0000		0xE000 0000	
		0xDFFF FFFF	Curaminan	0xDFFF FFFF	Cumaminan
		sseg	Supervisor Mapped	ksseg	Supervisor Mapped
	Address Error	0xC000 0000 0xBFFF FFFF		0xC000 0000 0xBFFF FFFF	
					Kernel
				kseg1	Unmapped Uncached
			Address Error	0xA000 0000 0x9FFF FFFF	
				kseq0	Kernel
0x8000 0000		0x8000 0000		0x8000 0000	Unmapped
0x7FFF FFFF		0x7FFF FFFF		0x7FFF FFFF	
suseg	User Mapped	suseg	User Mapped	kuseq	User Mapped
	oco: mappod		occi mapped		occi mapped
0x0000 0000		0x0000 0000		0x0000 0000	

# 4.4 Compliance

A MIPS32/microMIPS32 compliant processor must implement the following Segments:

- useg/kuseg
- kseg0
- kseg1

In addition, a MIPS32/microMIPS32 compliant processor using the TLB-based address translation mechanism must also implement the kseg3 Segment.

#### 4.5 Access Control as a Function of Address and Operating Mode

Table 4.2 enumerates the action taken by the processor for each section of the 32-bit Address Space as a function of the operating mode of the processor. The selection of TLB Refill vector and other special-cased behavior is also listed for each reference.

Table 4.2 Address Space Access as a Function of Operating Mode

		Action when Referenced from Operating Mode		
Virtual Address Range	Segment Name(s)	User Mode	Supervisor Mode	Kernel Mode
0xFFFF FFFF	kseg3	Address Error	Address Error	Mapped
through				See Section 4.8 for special
0xE000 0000				behavior when Debug <sub>DM</sub> = 1
0xDFFF FFFF	sseg	Address Error	Mapped	Mapped
through	ksseg			
0xC000 0000				
0xBFFF FFFF	kseg1	Address Error	Address Error	Unmapped, Uncached
through				See Section 4.6
0xA000 0000				
0x9FFF FFFF	kseg0	Address Error	Address Error	Unmapped
through				See Section 4.6
0x8000 0000				
0x7FFF FFFF	useg	Mapped	Mapped	Unmapped if Status <sub>ERL</sub> =1
through	suseg kuseg			See Section 4.7
0x0000 0000				Mapped if Status <sub>ERL</sub> =0

# 4.6 Address Translation and Cacheability & Coherency Attributes for the kseg0 and kseg1 Segments

The kseg0 and kseg1 Unmapped Segments provide a window into the least significant 2<sup>29</sup> bytes of physical memory, and, as such, are not translated using the TLB or other address translation unit. The cacheability and coherency attribute of the kseg0 Segment is supplied by the K0 field of the CP0 *Config* register. The cacheability and coherency

attribute for the kseg1 Segment is always Uncached. Table 4.3 describes how this transformation is done, and the source of the cacheability and coherency attributes for each Segment.

Table 4.3 Address Translation and Cacheability and Coherency Attributes for the kseg0 and kseg1 Segments

Segment Name	Virtual Address Range	Generates Physical Address	Cache Attribute
kseg1	0xBFFF FFFF	0x1FFF FFFF	Uncached
	through	through	
	0xA000 0000	0x0000 0000	
kseg0	0x9FFF FFFF	0x1FFF FFFF	From K0 field of <i>Config</i> Register
	through	through	Register
	0x8000 0000	0x0000 0000	

# 4.7 Address Translation for the kuseg Segment when Status<sub>ERL</sub> = 1

To provide support for the cache error handler, the kuseg Segment becomes an unmapped, uncached Segment, similar to the kseg1 Segment, if the ERL bit is set in the *Status* register. This allows the cache error exception code to operate uncached using GPR R0 as a base register to save other GPRs before use.

# 4.8 Special Behavior for the kseg3 Segment when Debug<sub>DM</sub> = 1

If EJTAG is implemented on the processor, the EJTAG block must treat the virtual address range 0xFF20 0000 through 0xFF3F FFFF, inclusive, as a special memory-mapped region in Debug Mode. A MIPS32/microMIPS32 compliant implementation that also implements EJTAG must:

- explicitly range check the address range as given and not assume that the entire region between 0xFF20 0000 and 0xFFFF FFFF is included in the special memory-mapped region.
- not enable the special EJTAG mapping for this region in any mode other than in EJTAG Debug mode.

Even in Debug mode, normal memory rules may apply in some cases. Refer to the EJTAG specification for details on this mapping.

#### 4.9 TLB-Based Virtual Address Translation<sup>1</sup>

This section describes the TLB-based virtual address translation mechanism. Note that sufficient TLB entries must be implemented to avoid a TLB exception loop on load and store instructions.

<sup>1</sup> Refer to A.1 "Fixed Mapping MMU" on page 195 and A.2 "Block Address Translation" on page 199 for descriptions of alternative MMU organizations

#### 4.9.1 Address Space Identifiers (ASID)

The TLB-based translation mechanism supports Address Space Identifiers to uniquely identify the same virtual address across different processes. The operating system assigns ASIDs to each process and the TLB keeps track of the ASID when doing address translation. In certain circumstances, the operating system may wish to associate the same virtual address with all processes. To address this need, the TLB includes a global (G) bit which over-rides the ASID comparison during translation.

#### 4.9.2 TLB Organization

The TLB is a fully-associative structure which is used to translate virtual addresses. Each entry contains two logical components: a comparison section and a physical translation section. The comparison section includes the virtual page number (VPN2 and, in Release 2 and subsequent releases, VPNX) (actually, the virtual page number/2 since each entry maps two physical pages) of the entry, the ASID, the G(lobal) bit and a recommended mask field which provides the ability to map different page sizes with a single entry. The physical translation section contains a pair of entries, each of which contains the physical page frame number (PFN), a valid (V) bit, a dirty (D) bit, optionally read-inhibit and execute-inhibit (RI & XI) bits and a cache coherency field (C), whose valid encodings are given in Table 9.9. There are two entries in the translation section for each TLB entry because each TLB entry maps an aligned pair of virtual pages and the pair of physical translation entries corresponds to the even and odd pages of the pair.

In Revision 3 of the architecture, the RI and XI bits were added to the TLB to enable more secure access of memory pages. These bits (along with the Dirty bit) allow the implementation of read-only, write-only, no-execute access policies for mapped pages.

Figure 4.3 shows the logical arrangement of a TLB entry, including the optional support added in Release 2 of the Architecture for 1KB page sizes. Light grey fields denote extensions to the right that are required to support 1KB page sizes. This extension is not present in an implementation of Release 1 of the Architecture.




Figure 4.3 Contents of a TLB Entry

The fields of the TLB entry correspond exactly to the fields in the CP0 *PageMask*, *EntryHi*, *EntryLo0* and *EntryLo1* registers. The even page entries in the TLB (e.g., PFN0) come from *EntryLo0*. Similarly, odd page entries come from *EntryLo1*.

#### 4.9.3 TLB Initialization

In many processor implementations, software must initialize the TLB during the power-up process. In processors that detect multiple TLB matches and signal this via a machine check assumption, software must be prepared to handle such an exception or use a TLB initialization algorithm that minimizes or eliminates the possibility of the exception.

In Release 1 of the Architecture, processor implementations could detect and report multiple TLB matches either on a TLB write (TLBWI or TLBWR instructions) or a TLB read (TLB access or TLBR or TLBP instructions). In Release 2 of the Architecture (and subsequent releases), processor implentations are limited to reporting multiple TLB matches only on TLB write, and this is also true of most implementations of Release 1 of the Architecture.

The following code example shows a TLB initialization routine which, on implementations of Release 2 of the Architecture (and subsequent releases), eliminates the possibility of reporting a machine check during TLB initialization. This example has equivalent effect on implementations of Release 1 of the Architecture which report multiple TLB exceptions only on a TLB write, and minimizes the probability of such an exception occurring on other implementations.

```
* InitTLB
* Initialize the TLB to a power-up state, guaranteeing that all entries
* are unique and invalid.
* Arguments:
      a 0
           = Maximum TLB index (from MMUSize field of C0_Config1)
 * Returns:
      No value
 * Restrictions:
      This routine must be called in unmapped space
 * Algorithm:
      va = kseq0_base;
      for (entry = max_TLB_index; entry >= 0, entry--) {
         while (TLB_Probe_Hit(va)) {
            va += Page_Size;
         TLB_Write(entry, va, 0, 0, 0);
      }
  Notes:
         The Hazard macros used in the code below expand to the appropriate
         number of SSNOPs in an implementation of Release 1 of the
         Architecture, and to an ehb in an implementation of Release 2 of
         the Architecture. See , "CPO Hazards," on page 79 for
         more additional information.
InitTLB:
* Clear PageMask, EntryLo0 and EntryLo1 so that valid bits are off, PFN values
* are zero, and the default page size is used.
```

```
mtc0 zero, C0_EntryLo0
                                 /* Clear out PFN and valid bits */
   mtc0 zero, C0_EntryLo1
   mtc0 zero, C0_PageMask /* Clear out mask register *
/* Start with the base address of kseq0 for the VA part of the TLB */
       tO, A KOBASE
                                  /* A K0BASE == 0x8000.0000 */
^{\star} Write the VA candidate to EntryHi and probe the TLB to see if if is
 * already there. If it is, a write to the TLB may cause a machine
 * check, so just increment the VA candidate by one page and try again.
10:
                                 /* Write VA candidate */
  mtc0
        t0, C0_EntryHi
                                  /* Clear EntryHi hazard (ssnop/ehb in R1/2) */
  TLBP_Write_Hazard()
                                  /* Probe the TLB to check for a match */
   TLBP_Read_Hazard()
                                  /* Clear Index hazard (ssnop/ehb in R1/2) */
                         /* Read back flag to check lol .....
/* Branch if about to duplicate an entry */
   mfc0 t1, C0_Index
   bgez t1, 10b
   addiu t0, (1<<S_EntryHiVPN2) /* Add 1 to VPN index in va */
* A write of the VPN candidate will be unique, so write this entry
 * into the next index, decrement the index, and continue until the
 * index goes negative (thereby writing all TLB entries)
  mtc0 a0, C0_Index
                                  /* Use this as next TLB index */
  TLBW_Write_Hazard()
                                  /* Clear Index hazard (ssnop/ehb in R1/2) */
   tlbwi
                                  /* Write the TLB entry */
   bne a0, zero, 10b
                                  /* Branch if more TLB entries to do */
   addiu a0, -1
                                  /* Decrement the TLB index
 * Clear Index and EntryHi simply to leave the state constant for all
 * returns
  mtc0 zero, C0_Index
   mtc0 zero, C0_EntryHi
                                   /* Return to caller */
   jr
         ra
   nop
```

#### 4.9.4 Address Translation

Release 2 of the Architecture introduced support for 1KB pages. For clarity in the discussion below, the following terms should be taken in the general sense to include the new Release 2 features:

Term Used Below	Release 2 Substitution	Comment
VPN2	VPN2    VPN2X	Release 2 (and subsequent releases) implementations that support 1KB pages concatenate the VPN2 and VPN2X fields to form the virtual page number for a 1KB page
Mask	Mask    MaskX	Release 2 (and subsequent releases) implementations that support 1KB pages concatenate the Mask and MaskX fields to form the don't care mask for 1KB pages

When an address translation is requested, the virtual page number and the current process ASID are presented to the TLB. All entries are checked simultaneously for a match, which occurs when all of the following conditions are true:

- The current process ASID (as obtained from the *EntryHi* register) matches the ASID field in the TLB entry, or the G bit is set in the TLB entry.
- The appropriate bits of the virtual page number match the corresponding bits of the VPN2 field stored within the TLB entry. The "appropriate" number of bits is determined by the Mask fields in each entry by ignoring each bit in the virtual page number and the TLB VPN2 field corresponding to those bits that are set in the Mask fields. This allows each entry of the TLB to support a different page size, as determined by the *PageMask* register at the time that the TLB entry was written. If the recommended *PageMask* register is not implemented, the TLB operation is as if the PageMask register was written with the encoding for a 4KB page.

If a TLB entry matches the address and ASID presented, the corresponding PFN, C, V, and D bits (and optionally RI and XI bits) are read from the translation section of the TLB entry. Which of the two PFN entries is read is a function of the virtual address bit immediately to the right of the section masked with the Mask entry.

The valid and dirty bits (and optionally RI and XI bits) determine the final success of the translation. If the valid bit is off, the entry is not valid and a TLB Invalid exception is raised. If the dirty bit is off and the reference was a store, a TLB Modified exception is raised. If there is an address match with a valid entry and no dirty exception, the PFN and the cache coherency bits are appended to the offset-within-page bits of the address to form the final physical address with attributes. If the RI bit is implemented and is set and the reference was a load, a TLB Invalid (or TLBRI) exception is raised. If the XI bit is implemented and is set and the reference was an instruction fetch, a TLB invalid (or TLBXI) exception is raised.

For clarity, the TLB lookup processes have been separated into two sets of pseudo code:

- One used by an implementation of Release 1 of the Architecture, or an implementation of Release 2 (and subsequent releases) of the Architecture which does not include 1KB page support (as denoted by Config3<sub>SP</sub>). This instance is called the "4KB TLB Lookup".
- 2. One used by an implementation of Release 2 (and subsequent releases) of the Architecture which does include 1KB page support. This instance is called the "1KB TLB Lookup".

The 4KB TLB Lookup pseudo code is as follows:

```
found \leftarrow 0
for i in 0...TLBEntries-1
   if ((TLB[i]_{\rm VPN2} and not (TLB[i]_{\rm Mask})) = (va_{\rm 31..13} and not (TLB[i]_{\rm Mask}))) and
       (TLB[i]_G \text{ or } (TLB[i]_{ASID} = EntryHi_{ASID})) \text{ then}
       # EvenOddBit selects between even and odd halves of the TLB as a function of
       # the page size in the matching TLB entry. Not all page sizes need
       # be implemented on all processors, so the case below uses an 'x' to
       # denote don't-care cases. The actual implementation would select
       # the even-odd bit in a way that is compatible with the page sizes
       # actually implemented.
       case TLB[i]<sub>Mask</sub>
           0b0000 0000 0000 0000: EvenOddBit \leftarrow 12 /* 4KB page */
           0b0000 0000 0000 0011: EvenOddBit ← 14 /* 16KB page */
           0b0000 0000 0000 11xx: EvenOddBit ← 16 /* 64KB page */
           0b0000 0000 0011 xxxx: EvenOddBit ← 18 /* 256KB page */
           0b0000 0000 11xx xxxx: EvenOddBit ← 20 /* 1MB page */
           0b0000 0011 xxxx xxxx: EvenOddBit \leftarrow 22 /* 4MB page */
           0b0000 11xx xxxx xxxx: EvenOddBit \leftarrow 24 /* 16MB page */
           0b0011 xxxx xxxx xxxx: EvenOddBit ← 26 /* 64MB page */
```

```
0b11xx xxxx xxxx xxxx: EvenOddBit ← 28 /* 256MB page */
             otherwise: UNDEFINED
         endcase
         if va_{EvenOddBit} = 0 then
             pfn \leftarrow TLB[i]_{PFN0}
             v \leftarrow \text{TLB[i]}_{V0}
             c \leftarrow TLB[i]_{C0}
             \texttt{d} \leftarrow \texttt{TLB[i]}_{\texttt{D0}}
             if (Config3_{\mbox{\scriptsize RXI}} or Config3_{\mbox{\scriptsize SM}}) then
                 ri \leftarrow TLB[i]_{RI0}
                 xi \leftarrow TLB[i]_{XTO}
             endif
         else
             pfn \leftarrow TLB[i]_{PFN1}
             v \leftarrow TLB[i]_{V1}
             c \leftarrow \text{TLB[i]}_{C1}
             d \leftarrow \text{TLB[i]}_{D1}
             if (Config3_{\rm RXI} or Config3_{\rm SM}) then
                 ri \leftarrow TLB[i]_{RI1}
                 xi \leftarrow TLB[i]_{XT1}
             endif
         endif
         if v = 0 then
             SignalException(TLBInvalid, reftype)
         endif
         if (Config3_{\rm RXI} or Config3_{\rm SM}) then
             if (ri = 1) and (reftype = load) then
                  if (xi = 0) and (IsPCRelativeLoad(PC))
                      # PC relative loads are allowed where execute is allowed
                  else
                      if (PageGrain_{IEC} = 0)
                           SignalException(TLBInvalid, reftype)
                           SignalException(TLBRI, reftype)
                      endif
                  endif
             endif
             if (xi = 1) and (reftype = fetch) then
                  if (PageGrain_{TEC} = 0)
                      SignalException(TLBInvalid, reftype)
                  else
                      SignalException(TLBXI, reftype)
                  endif
             endif
         endif
         if (d = 0) and (reftype = store) then
             SignalException (TLBModified)
         endif
         \# pfn<sub>PABITS-1-12..0</sub> corresponds to pa<sub>PABITS-1..12</sub>
        pa \leftarrow pfn_{PABITS-1-12..EvenOddBit-12} \mid | va_{EvenOddBit-1..0}
         \texttt{found} \leftarrow \texttt{1}
        break
    endif
endfor
if found = 0 then
    SignalException(TLBMiss, reftype)
endif
```

#### The 1KB TLB Lookup pseudo code is as follows:

```
found \leftarrow 0
for i in 0...TLBEntries-1
   if ((TLB[i]_{\rm VPN2} and not (TLB[i]_{\rm Mask})) = (va_{\rm 31...13} and not (TLB[i]_{\rm Mask}))) and
       (TLB[i]_G \text{ or } (TLB[i]_{ASID} = EntryHi_{ASID})) \text{ then}
        # EvenOddBit selects between even and odd halves of the TLB as a function of
        # the page size in the matching TLB entry. Not all pages sizes need
        \mbox{\tt\#} be implemented on all processors, so the case below uses an 'x' to
        # denote don't-care cases. The actual implementation would select
        # the even-odd bit in a way that is compatible with the page sizes
        # actually implemented.
       case TLB[i]_{Mask}
            0b0000 0000 0000 0000 00: EvenOddBit ← 10 /* 1KB page */
            0b0000 0000 0000 0000 11: EvenOddBit ← 12 /* 4KB page */
            0b0000 0000 0000 0011 xx: EvenOddBit \leftarrow 14 /* 16KB page */
            0b0000 0000 0000 11xx xx: EvenOddBit ← 16 /* 64KB page */
            0b0000 0000 0011 xxxx xx: EvenOddBit \leftarrow 18 /* 256KB page */
            0b0000 0000 11xx xxxx xx: EvenOddBit ← 20 /* 1MB page */
            0b0000 0011 xxxx xxxx xx: EvenOddBit \leftarrow 22 /* 4MB page */
            0b0000 11xx xxxx xxxx xx: EvenOddBit \leftarrow 24 /* 16MB page */
            <code>0b0011</code> xxxx xxxx xxxx xx: EvenOddBit \leftarrow 26 /* 64MB page */
            Obl1xx xxxx xxxx xxxx xx: EvenOddBit ← 28 /* 256MB page */
            otherwise: UNDEFINED
       if va_{EvenOddBit} = 0 then
           pfn \leftarrow TLB[i]_{PFN0}
            v \leftarrow TLB[i]_{V0}
            c \leftarrow TLB[i]_{CO}
            d \leftarrow TLB[i]_{D0}
            if (Config3_{\rm RXI} or Config3_{\rm SM}) then
               ri \leftarrow TLB[i]_{RI0}
               xi \leftarrow TLB[i]_{xT0}
            endif
       else
           pfn \leftarrow TLB[i]_{PFN1}
           v \leftarrow TLB[i]_{v1}
            c \leftarrow \text{TLB[i]}_{\text{C1}}
            d \leftarrow TLB[i]_{D1}
            if (Config3_{\rm RXI} or Config3_{\rm SM}) then
               ri \leftarrow TLB[i]_{RT1}
               xi \leftarrow TLB[i]_{XT1}
            endif
       endif
       if v = 0 then
            SignalException(TLBInvalid, reftype)
       if (Config3_{\rm RXI} or Config3_{\rm SM}) then
            if (ri = 1) and (reftype = load) then
                if (xi = 0) and (IsPCRelativeLoad(PC))
                    # PC relative loads are allowed where execute is allowed
                else
                    if (PageGrain<sub>IEC</sub> = 0)
                        SignalException(TLBInvalid, reftype)
                       SignalException(TLBRI, reftype)
                    endif
                endif
```

```
endif
             if (xi = 1) and (reftype = fetch) then
                 if (PageGrain_{TEC} = 0)
                      SignalException(TLBInvalid, reftype)
                  else
                      SignalException(TLBXI, reftype)
                  endif
             endif
         endif
         if (d = 0) and (reftype = store) then
             SignalException (TLBModified)
         endif
         \# \mathrm{pfn}_{\mathit{PABITS}\text{-}1\text{-}10} ...0 corresponds to \mathrm{pa}_{\mathit{PABITS}\text{-}1} ...10
        pa \leftarrow pfn_{PABITS-1-10..EvenOddBit-10} \mid va_{EvenOddBit-1..0}
         \texttt{found} \leftarrow \texttt{1}
        break
    endif
endfor
if found = 0 then
    SignalException(TLBMiss, reftype)
endif
```

Table 4.4 demonstrates how the physical address is generated as a function of the page size of the TLB entry that matches the virtual address. The "Even/Odd Select" column of Table 4.4 indicates which virtual address bit is used to select between the even (EntryLo0) or odd (EntryLo1) entry in the matching TLB entry. The "PA<sub>(PABITS-1)..0</sub> Generated From" columns specify how the physical address is generated from the selected PFN and the offset-in-page bits in the virtual address. In this column, PFN is the physical page number as loaded into the TLB from the EntryLo0 or EntryLo1 registers, and has one of two bit ranges:

PFN Range	PA Range	Comment
PFN <sub>(PABITS-1)-120</sub>	PA <sub>PABITS-112</sub>	Release 1 implementation, or Release 2 (and subsequent releases) implementation without support for 1KB pages
PFN <sub>(PABITS-1)-100</sub>	PA <sub>PABITS-110</sub>	Release 2 (and subsequent releases) implementation with support for 1KB pages enabled

**Table 4.4 Physical Address Generation** 

		PA <sub>(PABITS-1)0</sub> Generated From:		
Page Size	1KB Page Support Unavailable (Release 1) or Even/Odd Select Disabled (Release 2 & subsequent)		Release 2 (and subsequent) with 1KB Page Support Enabled	
1K Bytes	VA <sub>10</sub>	Not Applicable	PFN <sub>(PABITS-1)-100</sub>    VA <sub>90</sub>	
4K Bytes	VA <sub>12</sub>	PFN <sub>(PABITS-1)-120</sub>    VA <sub>110</sub>	PFN <sub>(PABITS-1)-102</sub>    VA <sub>110</sub>	
16K Bytes	VA <sub>14</sub>	PFN <sub>(PABITS-1)-122</sub>    VA <sub>130</sub>	PFN <sub>(PABITS-1)-104</sub>    VA <sub>130</sub>	
64K Bytes	VA <sub>16</sub>	PFN <sub>(PABITS-1)-124</sub>    VA <sub>150</sub>	PFN <sub>(PABITS-1)-106</sub>    VA <sub>150</sub>	

**Table 4.4 Physical Address Generation** 

		PA <sub>(PABITS-1)0</sub> G	Generated From:
Page Size	Even/Odd Select	1KB Page Support Unavailable (Release 1) or Disabled (Release 2 & subsequent)	Release 2 (and subsequent) with 1KB Page Support Enabled
256K Bytes	VA <sub>18</sub>	PFN <sub>(PABITS-1)-126</sub>    VA <sub>170</sub>	PFN <sub>(PABITS-1)-108</sub>    VA <sub>170</sub>
1M Bytes	VA <sub>20</sub>	PFN <sub>(PABITS-1)-128</sub>    VA <sub>190</sub>	PFN <sub>(PABITS-1)-1010</sub>    VA <sub>190</sub>
4M Bytes	VA <sub>22</sub>	PFN <sub>(PABITS-1)-1210</sub>    VA <sub>210</sub>	PFN <sub>(PABITS-1)-1012</sub>    VA <sub>210</sub>
16M Bytes	VA <sub>24</sub>	PFN <sub>(PABITS-1)-1212</sub>    VA <sub>230</sub>	PFN <sub>(PABITS-1)-1014</sub>    VA <sub>230</sub>
64MBytes	VA <sub>26</sub>	PFN <sub>(PABITS-1)-1214</sub>    VA <sub>250</sub>	PFN <sub>(PABITS-1)-1016</sub>    VA <sub>250</sub>
256MBytes	VA <sub>28</sub>	PFN <sub>(PABITS-1)-1216</sub>    VA <sub>270</sub>	PFN <sub>(PABITS-1)-1018</sub>    VA <sub>270</sub>



# **Common Device Memory Map**

MIPS processors may include memory-mapped IO devices that are packaged as part of the CPU. An example is the Fast Debug Channel, which is a UART-like communication device that uses the EJTAG probe pins to move data to the external world.

The Common Device Memory Map (CDMM) is a region of physical address space that is reserved for mapping IO device configuration registers within a MIPS processor. The CDMM helps aggregate various device mappings into one area, preventing fragmentation of the memory address space. It also enables the use of access control and memory address translation mechanisms for these device registers. The CDMM occupies a maximum of 32KB in the physical address map.

The CMDMM is an optional feature of the architecture. Software detects if CDMM is implemented by reading the Config3<sub>CDMM</sub> register field (bit 3).

Two blocks are defined for the CDMM -

- CDMMBase A new Coprocessor 0 register that sets the base physical address of the CDMM
- CDMM Access Control and Device Register Block The 32KB CDMM region is divided into smaller 64-byte aligned blocks called 'Device Register Blocks' (DRBs). Each block has access control and status information in access control and status registers (ACSRs), followed by IO device registers.

For implementations that have multiple VPEs, the IO devices and their ACSRs are instantiated once per VPE, but the CDMMBase register is shared among the VPEs.

Implementations are not required to maintain cache coherence for the CDMM region. For that reason, the memory mapped registers located within this region must be accessed only using uncached memory transactions. Accessing these register using a cacheable CCA may result in **UNPREDICTABLE** behavior.

Each of these blocks are now described in detail.

# 5.1 CDMMBase Register

The physical base address for the CDMM facility is defined by a coprocessor 0 register called *CDMMBase*, (CP0 register 15, select 2). This address must be aligned to a 32KB boundary.

On a 32-bit core with a TLB-based MMU, this region would most likely be mapped to the lower 512MB of physical memory, allowing kernel-mode unmapped, uncached access via kseg1. User-mode access could be allowed through a TLB mapping using an uncached coherency.

On cores that use a FMT MMU, the region would most likely be mapped to the lower 512MB and made accessible via kernel mode. Alternatively, if user-mode access is allowed, this region could be mapped to correspond to the kuseg physical address segment.

#### **Common Device Memory Map**

On cores that use a BAT MMU, if only kernel mode access is allowed, the region would be mapped to a physical address region reachable through kseg1 or kseg2/3 (using uncached coherency). If user mode access is allowed, the useg BAT entry must use an uncached coherency.

Please refer to Section 9.28 on page 146 for the description of the *CDMMBase* register.

## 5.2 CDMM - Access Control and Device Register Blocks

The CDMM is divided into 64-byte aligned segments named 'Device Register Blocks' (DRBs), Each device occupies at least one DRB. If a device needs additional address space, it can occupy multiple contiguous 64-byte blocks, eg. multiple DRBs which are adjacent in the physical address map. For each device, device type identification and access control information is located in the DRB allocated for the device with the lowest physical address.

Access control information is specified via 'Access Control and Status Registers' (ACSRs) that are found at the start of the DRB allocated for the device with the lowest physical address. The ACSR for a device holds the size of the IO device, and hence also act as a pointer to the start of the next device and its' ACSR. ACSRs are only accessible in kernel mode. The ACSR is followed by the data/control registers for the IO device. Figure 5.1 shows the organization of the CDMM.

Reading any of the IO device registers in either usermode or supervisor mode when such accesses are not allowed, results in all zeros being returned. Writing any of the IO device registers in either usermode or supervisor mode when such accesses are not allowed, results in the write being ignored and the register not being modified. Reading any of the ACSR registers while not in kernel mode results in all zeros being returned. Writing any of the ACSR registers while not in kernel mode results in the write being ignored and the ACSR not being modified.

Since the ACSR act as a pointer that can only increment, the devices must be allocated in the memory space in a specific manner. The first device must be located at the address pointed by the CDMMBase register and any subsequent device is allocated in the next available adjacent DRB.

If the CI bit is set in the CDMMBASE register, the first DRB of the CDMM (at offset 0x0 from the CDMMBase) is reserved for implementation specific use.




Figure 5.1 Example Organization of the CDMM

# 5.2.1 Access Control and Status Registers

The first DRB of a device has 8 bytes of access control address space allocated to it. These 8 bytes can be considered to be two 32-bit registers (on a 32-bit or 64-bit core), or a single 64-bit register (on a 64-bit core). In revision 1.00 of the CDMM, only the lower 32-bits hold access control and status information. The control/status register can be accessed in kernel mode only. Reading this register while not in kernel mode results in all zeros being returned. Writing this register while not in kernel mode results in the write being ignored and the register not being modified.

Figure 5.2 has the format of an Access Control and Status register (shown as a 64-bit register), and Table 5.1 describes the register fields.

63 32 31 24 23 22 21 16 15 12 11 4 3 2 1 0

0 DevType 0 DevSize DevRev 0 Uw Ur Sw Sr

Figure 5.2 Access Control and Status Register

**Table 5.1 Access Control and Status Register Field Descriptions** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
DevType	31:24	This field specifies the type of device. A non-zero value indicates the type of device. A zero value indicates the absence of a device.	R	Preset	Required

**Table 5.1 Access Control and Status Register Field Descriptions** 

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
DevSize	21:16	This field specifies the number of extra 64-byte blocks allocated to this device. A value of 0 indicates that only one 64-byte block is allocated. This also determines the location of the next device block. A device is limited to 4KB of memory.	R	Preset	Required
DevRev	15:12	This field specifies the revision of device. This field is combined with the DevType field to denote the specific device revision.	R	Preset	Required
Uw	3	This bit indicates if user-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in user mode with access disabled is ignored.	R/W	0	Required
Ur	2	This bit indicates if user-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in user mode with access disabled is ignored.	R/W	0	Required
Sw	1	This bit indicates if supervisor-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in supervisor mode with access disabled is ignored.	R/W	0	Required
Sr	0	This bit indicates if supervisor-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in supervisor mode with access disabled is ignored.	R/W	0	Required
0	63:32, 11:4	Reserved for future use. Ignored on write; returns zero on read.	R	0	Required

# Interrupts and Exceptions

Release 2 of the Architecture added the following features related to the processing of Exceptions and Interrupts:

- The addition of the Coprocessor 0 EBase register, which allows the exception vector base address to be modified for exceptions that occur when Status<sub>BEV</sub> equals 0. The EBase register is required.
- The extension of the Release 1 interrupt control mechanism to include two optional interrupt modes:
  - Vectored Interrupt (VI) mode, in which the various sources of interrupts are prioritized by the processor and
    each interrupt is vectored directly to a dedicated handler. When combined with GPR shadow registers, introduced in the next chapter, this mode significantly reduces the number of cycles required to process an interrupt.
  - External Interrupt Controller (EIC) mode, in which the definition of the coprocessor 0 register fields associated with interrupts changes to support an external interrupt controller. This can support many more prioritized interrupts, while still providing the ability to vector an interrupt directly to a dedicated handler and take advantage of the GPR shadow registers.
- The ability to stop the *Count* register for highly power-sensitive applications in which the *Count* register is not used, or for reduced power mode. This change is required.
- The addition of the DI and EI instructions which provide the ability to atomically disable or enable interrupts.
   Both instructions are required.
- The addition of the *TI* and *PCI* bits in the *Cause* register to denote pending timer and performance counter interrupts. This change is required.
- The addition of an execution hazard sequence which can be used to clear hazards introduced when software writes to a coprocessor 0 register which affects the interrupt system state.

# 6.1 Interrupts

Release 1 of the Architecture included support for two software interrupts, six hardware interrupts, and two special-purpose interrupts: timer and performance counter. The timer and performance counter interrupts were combined with hardware interrupt 5 in an implementation-dependent manner. Interrupts were handled either through the general exception vector (offset 0x180) or the special interrupt vector (0x200), based on the value of Cause<sub>IV</sub>. Software was required to prioritize interrupts as a function of the Cause<sub>IP</sub> bits in the interrupt handler prologue.

Release 2 of the Architecture adds an upward-compatible extension to the Release 1 interrupt architecture that supports vectored interrupts. In addition, Release 2 adds a new interrupt mode that supports the use of an external interrupt controller by changing the interrupt architecture.

Although a Non-Maskable Interrupt (NMI) includes "interrupt" in its name, it is more correctly described as an NMI exception because it does not affect, nor is it controlled by the processor interrupt system.

#### **Interrupts and Exceptions**

An interrupt is only taken when all of the following are true:

- A specific request for interrupt service is made, as a function of the interrupt mode, described below.
- The *IE* bit in the *Status* register is a one.
- The DM bit in the Debug register is a zero (for processors implementing EJTAG)
- The EXL and ERL bits in the Status register are both zero.

Logically, the request for interrupt service is ANDed with the *IE* bit of the *Status* register. The final interrupt request is then asserted only if both the *EXL* and *ERL* bits in the *Status* register are zero, and the *DM* bit in the *Debug* register is zero, corresponding to a non-exception, non-error, non-debug processing mode, respectively.

## **6.1.1 Interrupt Modes**

An implementation of Release 1 of the Architecture only implements interrupt compatibility mode.

An implementation of Release 2 of the Architecture may implement up to three interrupt modes:

- Interrupt compatibility mode, which acts identically to that in an implementation of Release 1 of the Architecture. This mode is required.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to that interrupt, and to assign a GPR shadow set for use during interrupt processing. This mode is optional and its presence is denoted by the VInt bit in the *Config3* register.
- External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full support for an external interrupt controller handling prioritization and vectoring of interrupts. This mode is optional and its presence is denoted by the *VEIC* bit in the *Config3* register.

A compatible implementation of Release 2 of the Architecture must implement interrupt compatibility mode, and may optionally implement one or both vectored interrupt modes. Inclusion of the optional modes may be done selectively in the implementation of the processor, or they may always be implemented and be dynamically enabled based on coprocessor 0 control bits. The reset state of the processor is to interrupt compatibility mode such that an implementation of Release 2 of the Architecture is fully compatible with implementations of Release 1 of the Architecture.

Table 6.1 shows the current interrupt mode of the processor as a function of the coprocessor 0 register fields that can affect the mode.

Status <sub>BEV</sub>	Cause <sub>IV</sub>	IntCtl <sub>VS</sub>	Config3 <sub>VINT</sub>	Config3 <sub>VEIC</sub>	Interrupt Mode
1	Х	х	Х	Х	Compatibility
х	0	x	X	Х	Compatibility
х	X	=0	X	Х	Compatibility
0	1	≠0	1	0	Vectored Interrupt

**Table 6.1 Interrupt Modes** 

**Table 6.1 Interrupt Modes** 

Status <sub>BEV</sub>	Cause <sub>IV</sub>	IntCtI <sub>VS</sub>	Config3 <sub>VINT</sub>	Config3 <sub>VEIC</sub>	Interrupt Mode
0	1	≠0	х	1	External Interrupt Controller
0	1	≠0	0	0	Not Allowed - $\operatorname{IntCtl}_{VS}$ is zero if neither Vectored Interrupt nor External Interrupt Controller mode are implemented.
"x'	"x" denotes don't care		are		

### 6.1.1.1 Interrupt Compatibility Mode

This is the only interrupt mode for a Release 1 processor and the default interrupt mode for a Release 2 processor. This mode is entered when a Reset exception occurs. In this mode, interrupts are non-vectored and dispatched though exception vector offset 0x180 (if Cause<sub>IV</sub> = 0) or vector offset 0x200 (if Cause<sub>IV</sub> = 1). This mode is in effect if any of the following conditions are true:

- Cause<sub>IV</sub> = 0
- Status<sub>BEV</sub> = 1
- IntCtl<sub>VS</sub> = 0, which would be the case if vectored interrupts are not implemented, or have been disabled.

The current interrupt requests are visible via the IP field in the Cause register on any read of the register (not just after an interrupt exception has occurred). Note that an interrupt request may be deasserted between the time the processor starts the interrupt exception and the time that the software interrupt handler runs. The software interrupt handler must be prepared to handle this condition by simply returning from the interrupt via ERET. A request for interrupt service is generated as shown in Table 6.2.

Table 6.2 Request for Interrupt Service in Interrupt Compatibility Mode

Interrupt Type	Interrupt Source	Interrupt Request Calculated From
Hardware Interrupt, Timer Interrupt, or Performance Counter Interrupt	HW5	Cause <sub>IP7</sub> and Status <sub>IM7</sub>
Hardware Interrupt	HW4	Cause <sub>IP6</sub> and Status <sub>IM6</sub>
	HW3	Cause <sub>IP5</sub> and Status <sub>IM5</sub>
	HW2	Cause <sub>IP4</sub> and Status <sub>IM4</sub>
	HW1	Cause <sub>IP3</sub> and Status <sub>IM3</sub>
	HW0	Cause <sub>IP2</sub> and Status <sub>IM2</sub>
Software Interrupt	SW1	Cause <sub>IP1</sub> and Status <sub>IM1</sub>
	SW0	Cause <sub>IP0</sub> and Status <sub>IM0</sub>

A typical software handler for interrupt compatibility mode might look as follows:

```
* Assumptions:
 ^{\star} - Cause<sub>IV</sub> = 1 (if it were zero, the interrupt exception would have to
                    be isolated from the general exception vector before getting
                    here)
  - GPRs k0 and k1 are available (no shadow register switches invoked in
                                       compatibility mode)
 * - The software priority is IP7..IP0 (HW5..HW0, SW1..SW0)
 * Location: Offset 0x200 from exception base
 * /
IVexception:
   mfc0 k0, C0_Cause /* Read Cause register for IP bits */ mfc0 k1, C0_Status /* and Status register for IM bits */
   andi k0, k0, M_CauseIM /* Keep only IP bits from Cause */
   and k0, k0, k1
                               /* and mask with IM bits */
   beq \, k0, zero, Dismiss \, /* no bits set - spurious interrupt */
   clz
          k0, k0 /* Find first bit set, IP7..IP0; k0 = 16..23 */
   xori k0, k0, 0x17 /* 16..23 => 7..0 */
sll k0, k0, VS /* Shift to emulate software IntCtl_{VS} */
la k1, VectorBase /* Get base of 8 interrupt vectors */
addu k0, k0, k1 /* Compute target from base and offset */
                              /* Jump to specific exception routine */
   jr k0
   nop
 * Each interrupt processing routine processes a specific interrupt, analogous
 * to those reached in VI or EIC interrupt mode. Since each processing routine
 * is dedicated to a particular interrupt line, it has the context to know
 * which line was asserted. Each processing routine may need to look further
 * to determine the actual source of the interrupt if multiple interrupt requests
 * are ORed together on a single IP line. Once that task is performed, the
 * interrupt may be processed in one of two ways:
 ^{\star} - Completely at interrupt level (e.g., a simply UART interrupt). The
    SimpleInterrupt routine below is an example of this type.
 * - By saving sufficient state and re-enabling other interrupts. In this
    case the software model determines which interrupts are disabled during
    the processing of this interrupt. Typically, this is either the single
    StatusIM bit that corresponds to the interrupt being processed, or some
    collection of other Status_{TM} bits so that "lower" priority interrupts are
     also disabled. The NestedInterrupt routine below is an example of this type.
 * /
SimpleInterrupt:
* Process the device interrupt here and clear the interupt request
* at the device. In order to do this, some registers may need to be
 * saved and restored. The coprocessor 0 state is such that an ERET
 * will simply return to the interrupted code.
 */
                                /* Return to interrupted code */
   eret
NestedException:
```

```
* Nested exceptions typically require saving the EPC and Status registers,
* any GPRs that may be modified by the nested exception routine, disabling
* the appropriate IM bits in Status to prevent an interrupt loop, putting
* the processor in kernel mode, and re-enabling interrupts. The sample code
* below can not cover all nuances of this processing and is intended only
* to demonstrate the concepts.
  /* Save GPRs here, and setup software context */
  mfc0 k0, C0_EPC /* Get restart address */
 sw k0, EPCSave  /* Save in memory */
mfc0 k0, C0_Status  /* Get Status value */
sw k0, StatusSave  /* Save in memory */
        k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
  lί
                             /* this must include at least the IM bit */
                             /* for the current interrupt, and may include */
                             /* others */
  and
        k0, k0, k1
                                /* Clear bits in copy of Status */
  ins
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                /* Clear KSU, ERL, EXL bits in k0 */
  mtc0 k0, C0_Status
                                /* Modify mask, switch to kernel mode, */
                                /* re-enable interrupts */
   * Process interrupt here, including clearing device interrupt.
   ^{\star} In some environments this may be done with a thread running in
   * kernel or user mode. Such an environment is well beyond the scope of
   * this example.
   * /
* To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
  дi
                           /* Disable interrupts - may not be required */
  lw
        k0, StatusSave
                           /* Get saved Status (including EXL set) */
  lw
                           /* and EPC */
        k1, EPCSave
  mtc0 k0, C0_Status
                           /* Restore the original value */
                            /* and EPC */
  mtc0 k1, C0_EPC
  /* Restore GPRs and software state */
                             /* Dismiss the interrupt */
  eret.
```

#### 6.1.1.2 Vectored Interrupt Mode

Vectored Interrupt mode builds on the interrupt compatibility mode by adding a priority encoder to prioritize pending interrupts and to generate a vector with which each interrupt can be directed to a dedicated handler routine. This mode also allows each interrupt to be mapped to a GPR shadow set for use by the interrupt handler. Vectored Interrupt mode is in effect if all of the following conditions are true:

- Config $3_{VInt} = 1$
- Config $3_{VEIC} = 0$
- IntCtl<sub>VS</sub>  $\neq$  0

#### **Interrupts and Exceptions**

- Cause<sub>IV</sub> = 1
- Status<sub>BEV</sub> = 0

In VI interrupt mode, the six hardware interrupts are interpreted as individual hardware interrupt requests. The timer and performance counter interrupts are combined in an implementation-dependent way with the hardware interrupts (with the interrupt with which they are combined indicated by  $IntCtl_{IPTI}$  and  $IntCtl_{IPPCI}$ , respectively) to provide the appropriate relative priority of these interrupts with that of the hardware interrupts. The processor interrupt logic ANDs each of the  $Cause_{IP}$  bits with the corresponding  $Status_{IM}$  bits. If any of these values is 1, and if interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ), an interrupt is signaled and a priority encoder scans the values in the order shown in Table 6.3.

**Table 6.3 Relative Interrupt Priority for Vectored Interrupt Mode** 

Relative Priority	Interrupt Type	Interrupt Source	Interrupt Request Calculated From	Vector Number Generated by Priority Encoder
Highest Priority	Hardware	HW5 Cause <sub>IP7</sub> and Status <sub>IM7</sub>		7
		HW4	Cause <sub>IP6</sub> and Status <sub>IM6</sub>	6
		HW3	Cause <sub>IP5</sub> and Status <sub>IM5</sub>	5
		HW2	Cause <sub>IP4</sub> and Status <sub>IM4</sub>	4
		HW1	Cause <sub>IP3</sub> and Status <sub>IM3</sub>	3
		HW0	Cause <sub>IP2</sub> and Status <sub>IM2</sub>	2
	Software	SW1	Cause <sub>IP1</sub> and Status <sub>IM1</sub>	1
Lowest Priority		SW0	Cause <sub>IP0</sub> and Status <sub>IM0</sub>	0

The priority order places a relative priority on each hardware interrupt and places the software interrupts at a priority lower than all hardware interrupts. When the priority encoder finds the highest priority pending interrupt, it outputs an encoded vector number that is used in the calculation of the handler for that interrupt, as described below. This is shown pictorially in Figure 6-1.




Figure 6-1 Interrupt Generation for Vectored Interrupt Mode

Note that an interrupt request may be deasserted between the time the processor detects the interrupt request and the time that the software interrupt handler runs. The software interrupt handler must be prepared to handle this condition by simply returning from the interrupt via ERET.

A typical software handler for vectored interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, a vectored interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. Such a routine might look as follows:

```
sw k0, StatusSave /* Save in memory */ mfc0 k0, C0_SRSCtl /* Save SRSCtl if changing shadow sets */
  sw k0, SRSCtlSave
     k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                           /* this must include at least the IM bit */
                           /* for the current interrupt, and may include */
                              others */
  and
      k0, k0, k1
                              /* Clear bits in copy of Status */
  /* If switching shadow sets, write new value to SRSCtl<sub>PSS</sub> here */
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                              /* Clear KSU, ERL, EXL bits in k0 */
  mtc0 k0, C0_Status
                              /* Modify mask, switch to kernel mode, */
                              /* re-enable interrupts */
   * If switching shadow sets, clear only KSU above, write target
   * address to EPC, and do execute an eret to clear EXL, switch
   * shadow sets, and jump to routine
  /* Process interrupt here, including clearing device interrupt */
* To complete interrupt processing, the saved values must be restored
 and the original interrupted code restarted.
*/
 di
                         /* Disable interrupts - may not be required */
  ehb
                           /* Clear hazard */
  eret
                           /* Dismiss the interrupt */
```

#### 6.1.1.3 External Interrupt Controller Mode

External Interrupt Controller Mode redefines the way that the processor interrupt logic is configured to provide support for an external interrupt controller. The interrupt controller is responsible for prioritizing all interrupts, including hardware, software, timer, and performance counter interrupts, and directly supplying to the processor the vector number (and optionally the priority level) of the highest priority interrupt. EIC interrupt mode is in effect if all of the following conditions are true:

- Config3<sub>VEIC</sub> = 1
- IntCtl<sub>VS</sub>  $\neq$  0
- Cause<sub>IV</sub> = 1
- Status<sub>BEV</sub> = 0

In EIC interrupt mode, the processor sends the state of the software interrupt requests (Cause<sub>IP1..IP0</sub>), the timer interrupt request (Cause<sub>TI</sub>), and the performance counter interrupt request (Cause<sub>PCI</sub>) to the external interrupt controller, where it prioritizes these interrupts in a system-dependent way with other hardware interrupts. The interrupt control-

ler can be a hard-wired logic block, or it can be configurable based on control and status registers. This allows the interrupt controller to be more specific or more general as a function of the system environment and needs.

The external interrupt controller prioritizes its interrupt requests and produces the priority level and the vector number of the highest priority interrupt to be serviced. The priority level, called the Requested Interrupt Priority Level (RIPL), is a 6-bit encoded value in the range 0..63, inclusive. A value of 0 indicates that no interrupt requests are pending. The values 1..63 represent the lowest (1) to highest (63) RIPL for the interrupt to be serviced. The interrupt controller passes this value on the 6 hardware interrupt lines, which are treated as an encoded value in EIC interrupt mode. There are several implementation options available for the vector offset:

- 1. The first option is to treat the RIPL value as the vector number for the processor.
- 2. The second option is to send a separate vector number along with the RIPL to the processor.
- 3. A third option is to send an entire vector offset along with the RIPL to the processor.

Status<sub>IPL</sub> (which overlays Status<sub>IM7..IM2</sub>) is interpreted as the Interrupt Priority Level (IPL) at which the processor is currently operating (with a value of zero indicating that no interrupt is currently being serviced). When the interrupt controller requests service for an interrupt, the processor compares RIPL with  $Status_{IPL}$  to determine if the requested interrupt has higher priority than the current IPL. If RIPL is strictly greater than  $Status_{IPL}$ , and interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ) an interrupt request is signaled to the pipeline. When the processor starts the interrupt exception, it loads RIPL into  $Status_{RIPL}$  (which overlays  $Status_{RIPL}$ ) and signals the external interrupt controller to notify it that the request is being serviced. Because  $Status_{RIPL}$  is only loaded by the processor when an interrupt exception is signaled, it is available to software during interrupt processing. The vector number that the EIC passes into the core is combined with the  $Status_{RIPL}$  to determine where the interrupt service routines is located. The vector number is not stored in any software visible register. Some implementations may choose to use the RIPL as the vector number, but this is not a requirement.

In EIC interrupt mode, the external interrupt controller is also responsible for supplying the GPR shadow set number to use when servicing the interrupt. As such, the *SRSMap* register is not used in this mode, and the mapping of the vectored interrupt to a GPR shadow set is done by programming (or designing) the interrupt controller to provide the correct GPR shadow set number when an interrupt is requested. When the processor loads an interrupt request into Cause<sub>RIPL</sub>, it also loads the GPR shadow set number into SRSCtl<sub>EICSS</sub>, which is copied to SRSCtl<sub>CSS</sub> when the interrupt is serviced.

The operation of EIC interrupt mode is shown pictorially in Figure 6-2.




Figure 6-2 Interrupt Generation for External Interrupt Controller Interrupt Mode

A typical software handler for EIC interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, an EIC interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. It also need only copy Cause<sub>RIPL</sub> to Status<sub>IPL</sub> to prevent lower priority interrupts from interrupting the handler. Such a routine might look as follows:

```
NestedException:
 * Nested exceptions typically require saving the EPC, Status, and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
 * /
   /* Use the current GPR shadow set, and setup software context */
        k1, C0_Cause /* Read Cause to get RIPL value */
   mfc0
   mfc0
         k0, C0 EPC
                            /* Get restart address */
         k1, k1, S_CauseRIPL /* Right justify RIPL field */
   srl
         k0, EPCSave /* Save in memory */
   mfc0
         k0, C0_Status /* Get Status value */
```

```
k0, StatusSave /* Save in memory */
SW
ins
       k0, k1, S_StatusIPL, 6 /* Set IPL to RIPL in copy of Status */
mfc0 k1, C0_SRSCt1 /* Save SRSCtl if changing shadow sets */
       k1, SRSCtlSave
 /\!\!^* If switching shadow sets, write new value to {\tt SRSCtl}_{\tt PSS} here ^*/\!\!^
ins
       k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                               /* Clear KSU, ERL, EXL bits in k0 */
                               /* Modify IPL, switch to kernel mode, */
mtc0 k0, C0_Status
                               /* re-enable interrupts */
 * If switching shadow sets, clear only KSU above, write target
 * address to EPC, and do execute an eret to clear EXL, switch
  * shadow sets, and jump to routine
 * /
 /* Process interrupt here, including clearing device interrupt */
The interrupt completion code is identical to that shown for VI mode above.
```

## 6.1.2 Generation of Exception Vector Offsets for Vectored Interrupts

For vectored interrupts (in either VI or EIC interrupt mode - options 1 & 2), a vector number is produced by the interrupt control logic. This number is combined with  $IntCtl_{VS}$  to create the interrupt offset, which is added to 0x200 to create the exception vector offset. For VI interrupt mode, the vector number is in the range 0..7, inclusive. For EIC interrupt mode, the vector number is in the range 1..63, inclusive (0 being the encoding for "no interrupt"). The  $IntCtl_{VS}$  field specifies the spacing between vector locations. If this value is zero (the default reset state), the vector spacing is zero and the processor reverts to Interrupt Compatibility Mode. A non-zero value enables vectored interrupts, and Table 6.4 shows the exception vector offset for a representative subset of the vector numbers and values of the  $IntCtl_{VS}$  field.

Table 6.4 Exception	Vector Offsets for	Vectored Interrupts
---------------------	--------------------	---------------------

	Value of IntCtl <sub>VS</sub> Field				
Vector Number	0b00001	0b00010	0b00100	0b01000	0b10000
0	0x0200	0x0200	0x0200	0x0200	0x0200
1	0x0220	0x0240	0x0280	0x0300	0x0400
2	0x0240	0x0280	0x0300	0x0400	0x0600
3	0x0260	0x02C0	0x0380	0x0500	0x0800
4	0x0280	0x0300	0x0400	0x0600	0x0A00
5	0x02A0	0x0340	0x0480	0x0700	0x0C00
6	0x02C0	0x0380	0x0500	0x0800	0x0E00
7	0x02E0	0x03C0	0x0580	0x0900	0x1000
	•	•	•	•	•
		•			

**Table 6.4 Exception Vector Offsets for Vectored Interrupts** 

		Value	of IntCtI <sub>VS</sub>	Field	
Vector Number	0b00001	0b00010	0b00100	0b01000	0b10000
61	0x09A0	0x1140	0x2080	0x3F00	0x7C00
62	0x09C0	0x1180	0x2100	0x4000	0x7E00
63	0x09E0	0x11C0	0x2180	0x4100	0x8000

The general equation for the exception vector offset for a vectored interrupt is:

```
\texttt{vectorOffset} \leftarrow \texttt{0x200} + (\texttt{vectorNumber} \times (\texttt{IntCtl}_{\texttt{VS}} \parallel \texttt{0b00000}))
```

## 6.1.2.1 Software Hazards and the Interrupt System

Software writes to certain coprocessor 0 register fields may change the conditions under which an interrupt is taken. This creates a coprocessor 0 (CP0) hazard, as described in the chapter "CP0 Hazards" on page 79. In Release 1 of the Architecture, there was no architecturally-defined method for bounding the number of instructions which would be executed after the instruction which caused the interrupt state change and before the change to the interrupt state was seen. In Release 2 of the Architecture, the EHB instruction was added, and this instruction can be used by software to clear the hazard.

Table 6.5 lists the CP0 register fields which can cause a change to the interrupt state (either enabling interrupts which were previously disabled or disabling interrupts which were previously enabled).

Table 6.5 Interrupt State Changes Made Visible by EHB

Instruction(s)	CP0 Register Written	CP0 Register Field(s) Modified
MTC0	Status	IM, IPL, ERL, EXL, IE
EI, DI	Status	IE
MTC0	Cause	IP <sub>10</sub>
MTC0	PerfCnt Control	IE
MTC0	PerfCnt Counter	Event Count

An EHB, executed after one of these fields is modified by the listed instruction, makes the change to the interrupt state visible no later than the instruction following the EHB.

In the following example, a change to the Cause<sub>IM</sub> field is made visible by an EHB:

Similarly, the effects of an DI instruction are made visible by an EHB:

```
di /* Disable interrupts */
```

```
ehb $/^*$ Clear the hazard */ /^* Change to the interrupt state is seen no later than this instruction */
```

# 6.2 Exceptions

Normal execution of instructions may be interrupted when an exception occurs. Such events can be generated as a by-product of instruction execution (e.g., an integer overflow caused by an add instruction or a TLB miss caused by a load instruction), or by an event not directly related to instruction execution (e.g., an external interrupt). When an exception occurs, the processor stops processing instructions, saves sufficient state to resume the interrupted instruction stream, enters Kernel Mode, and starts a software exception handler. The saved state and the address of the software exception handler are a function of both the type of exception, and the current state of the processor.

## **6.2.1 Exception Priority**

Table 6.6 lists all possible exceptions, and the relative priority of each, highest to lowest.

<b>Table 6.6 Priority</b>	of Exceptions
---------------------------	---------------

Exception	Description	Туре	
Reset	The Cold Reset signal was asserted to the processor	Asynchronous Reset	
Soft Reset	The Reset signal was asserted to the processor		
Debug Single Step	An EJTAG Single Step occurred. Prioritized above other exceptions, including asynchronous exceptions, so that one can single-step into interrupt (or other asynchronous) handlers.	Synchronous Debug	
Debug Interrupt	Interrupt An EJTAG interrupt (EjtagBrk or DINT) was asserted.		
Imprecise Debug Data Break	An imprecise EJTAG data break condition was asserted.	Debug	
Nonmaskable Interrupt (NMI)	The NMI signal was asserted to the processor.	Asynchronous	
Machine Check	An internal inconsistency was detected by the processor.		
Interrupt	An enabled interrupt occurred.		
Deferred Watch	A watch exception, deferred because EXL was one when the exception was detected, was asserted after EXL went to zero.		
Debug Instruction Break	An EJTAG instruction break condition was asserted. Prioritized above instruction fetch exceptions to allow break on illegal instruction addresses.	Synchronous Debug	

**Table 6.6 Priority of Exceptions** 

Exception Description		Туре
Watch - Instruction fetch	A watch address match was detected on an instruction fetch. Prioritized above instruction fetch exceptions to allow watch on illegal instruction addresses.	Synchronous
Address Error - Instruction fetch	A non-word-aligned address was loaded into PC.	
TLB Refill - Instruction fetch	A TLB miss occurred on an instruction fetch.	
TLB Invalid - Instruction fetch	The valid bit was zero in the TLB entry mapping the address referenced by an instruction fetch.	
TLB Execute-Inhibit	An instruction fetch matched a valid TLB entry which had the XI bit set.	
Cache Error - Instruction fetch	A cache error occurred on an instruction fetch.	
Bus Error - Instruction fetch	A bus error occurred on an instruction fetch.	
SDBBP	An EJTAG SDBBP instruction was executed.	Synchronous Debug
Instruction Validity Exceptions	An instruction could not be completed because it was not allowed access to the required resources, or was illegal: Coprocessor Unusable, Reserved Instruction. If both exceptions occur on the same instruction, the Coprocessor Unusable Exception takes priority over the Reserved Instruction Exception.	Synchronous
Execution Exception	An instruction-based exception occurred: Integer overflow, trap, system call, breakpoint, floating point, coprocessor 2 exception.	
Precise Debug Data Break	A precise EJTAG data break on load/store (address match only) or a data break on store (address+data match) condition was asserted. Prioritized above data fetch exceptions to allow break on illegal data addresses.	Synchronous Debug
Watch - Data access	A watch address match was detected on the address referenced by a load or store. Prioritized above data fetch exceptions to allow watch on illegal data addresses.	Synchronous
Address error - Data access	An unaligned address, or an address that was inaccessible in the current processor mode was referenced, by a load or store instruction	
TLB Refill - Data access	A TLB miss occurred on a data access	
TLB Invalid - Data access	The valid bit was zero in the TLB entry mapping the address referenced by a load or store instruction	
TLB Read-Inhibit	A data read access matched a valid TLB entry whose RI bit is set.	
TLB Modified - Data access	The dirty bit was zero in the TLB entry mapping the address referenced by a store instruction	
Cache Error - Data access	A cache error occurred on a load or store data reference	Synchronous
Bus Error - Data access	A bus error occurred on a load or store data reference	or Asynchronous

**Table 6.6 Priority of Exceptions** 

Exception	Description	Туре
Precise Debug Data Break	A precise EJTAG data break on load (address+data match only) condition was asserted. Prioritized last because all aspects of the data fetch must complete in order to do data match.	Synchronous Debug

The "Type" column of Table 6.7 describes the type of exception. Table 6.8 explains the characteristics of each exception type.

**Table 6.7 Exception Type Characteristics** 

Exception Type	Characteristics
Asynchronous Reset	Denotes a reset-type exception that occurs asynchronously to instruction execution.  These exceptions always have the highest priority to guarantee that the processor can always be placed in a runnable state.
Asynchronous Debug	Denotes an EJTAG debug exception that occurs asynchronously to instruction execution. These exceptions have very high priority with respect to other exceptions because of the desire to enter Debug Mode, even in the presence of other exceptions, both asynchronous and synchronous.
Asynchronous	Denotes any other type of exception that occurs asynchronously to instruction execution. These exceptions are shown with higher priority than synchronous exceptions mainly for notational convenience. If one thinks of asynchronous exceptions as occurring between instructions, they are either the lowest priority relative to the previous instruction, or the highest priority relative to the next instruction. The ordering of the table above considers them in the second way.
Synchronous Debug	Denotes an EJTAG debug exception that occurs as a result of instruction execution, and is reported precisely with respect to the instruction that caused the exception. These exceptions are prioritized above other synchronous exceptions to allow entry to Debug Mode, even in the presence of other exceptions.
Synchronous	Denotes any other exception that occurs as a result of instruction execution, and is reported precisely with respect to the instruction that caused the exception. These exceptions tend to be prioritized below other types of exceptions, but there is a relative priority of synchronous exceptions with each other.

## 6.2.2 Exception Vector Locations

The Reset, Soft Reset, and NMI exceptions are always vectored to location 0xBFC0.0000. EJTAG Debug exceptions are vectored to location 0xBFC0.0480, or to location 0xFF20.0200 if the ProbTrap bit is zero or one, respectively, in the EJTAG\_Control\_register.

Addresses for all other exceptions are a combination of a vector offset and a vector base address. In Release 1 of the architecture, the vector base address was fixed. In Release 2 of the architecture (and subsequent releases), software is allowed to specify the vector base address via the *EBase* register for exceptions that occur when Status<sub>BEV</sub> equals 0. Table 6.8 gives the vector base address as a function of the exception and whether the *BEV* bit is set in the *Status* register. Table 6.9 gives the offsets from the vector base address as a function of the exception. Note that the *IV* bit in the *Cause* register causes Interrupts to use a dedicated exception vector offset, rather than the general exception vector. For implementations of Release 2 of the Architecture (and subsequent releases), Table 6.4 gives the offset from the base address in the case where Status<sub>BEV</sub> = 0 and Cause<sub>IV</sub> = 1. For implementations of Release 1 of the architecture in which Cause<sub>IV</sub> = 1, the vector offset is as if IntCtl<sub>VS</sub> were 0.

### **Interrupts and Exceptions**

Table 6.10 combines these two tables into one that contains all possible vector addresses as a function of the state that can affect the vector selection. To avoid complexity in the table, the vector address value assumes that the *EBase* register, as implemented in Release 2 devices, is not changed from its reset state and that IntCtl<sub>VS</sub> is 0.

In Release 2 of the Architecture (and subsequent releases), software must guarantee that EBase<sub>15..12</sub> contains zeros in all bit positions less than or equal to the most significant bit in the vector offset. This situation can only occur when a vector offset greater than 0xFFF is generated when an interrupt occurs with VI or EIC interrupt mode enabled. The operation of the processor is **UNDEFINED** if this condition is not met.

**Table 6.8 Exception Vector Base Addresses** 

	Status <sub>BEV</sub>		
Exception	0	1	
Reset, Soft Reset, NMI	0xBFC(	0.0000	
EJTAG Debug (with ProbTrap = 0 in the EJTAG_Control_register)	0xBFC0.0480		
EJTAG Debug (with ProbTrap = 1 in the EJTAG_Control_register)	0xFF20.0200		
Cache Error	For Release 1 of the architecture:  0xA000.0000  For Release 2 of the architecture:  EBase <sub>3130</sub>    1    EBase <sub>2812</sub>     0x000  Note that EBase <sub>3130</sub> have the fixed value 0b10	0xBFC0.0200	
Other	For Release 1 of the architecture:  0x8000.0000  For Release 2 of the architecture:  EBase <sub>3112</sub>    0x000  Note that EBase <sub>3130</sub> have the fixed value 0b10	0xBFC0.0200	

**Table 6.9 Exception Vector Offsets** 

Exception	Vector Offset
TLB Refill, EXL = 0	0x000
Cache error	0x100
General Exception	0x180
Interrupt, Cause <sub>IV</sub> = 1	$0 \times 200$ (In Release 2 implementations, this is the base of the vectored interrupt table when $Status_{BEV} = 0$ )
Reset, Soft Reset, NMI	None (Uses Reset Base Address)

**Table 6.10 Exception Vectors** 

					Vector
Exception	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	EJTAG ProbTrap	For Release 2 Implementations, assumes that EBase retains its reset state and that IntCtI <sub>VS</sub> = 0
Reset, Soft Reset, NMI	X	X	X	X	0xBFC0.0000
EJTAG Debug	X	X	X	0	0xBFC0.0480
EJTAG Debug	X	X	X	1	0xFF20.0200
TLB Refill	0	0	X	X	0x8000.0000
TLB Refill	0	1	Х	X	0x8000.0180
TLB Refill	1	0	X	X	0xBFC0.0200
TLB Refill	1	1	Х	X	0xBFC0.0380
Cache Error	0	Х	Х	X	0xA000.0100
Cache Error	1	Х	X	X	0xBFC0.0300
Interrupt	0	0	0	X	0x8000.0180
Interrupt	0	0	1	X	0x8000.0200
Interrupt	1	0	0	X	0xBFC0.0380
Interrupt	1	0	1	X	0xBFC0.0400
All others	0	X	X	X	0x8000.0180
All others	1	X	X	X	0xBFC0.0380
'x' denotes don't care					

## 6.2.3 General Exception Processing

With the exception of Reset, Soft Reset, NMI, cache error, and EJTAG Debug exceptions, which have their own special processing as described below, exceptions have the same basic processing flow:

• If the *EXL* bit in the *Status* register is zero, the *EPC* register is loaded with the PC at which execution will be restarted and the *BD* bit is set appropriately in the *Cause* register (see Table 9.30 on page 134). The value loaded into the *EPC* register is dependent on whether the processor implements the MIPS16 ASE, and whether the instruction is in the delay slot of a branch or jump which has delay slots. Table 6.11 shows the value stored in each of the CP0 PC registers, including *EPC*. For implementations of Release 2 of the Architecture if Status<sub>BEV</sub> = 0, the *CSS* field in the *SRSCtl* register is copied to the *PSS* field, and the *CSS* value is loaded from the appropriate source.

If the *EXL* bit in the *Status* register is set, the *EPC* register is not loaded and the *BD* bit is not changed in the *Cause* register. For implementations of Release 2 of the Architecture, the *SRSCtl* register is not changed.

.

Table 6.11 Value Stored in EPC, ErrorEPC, or DEPC on an Exception

MIPS16 Implemented?	In Branch/Jump Delay Slot?	Value stored in EPC/ErrorEPC/DEPC
No	No	Address of the instruction
No	Yes	Address of the branch or jump instruction (PC-4)
Yes	No	Upper 31 bits of the address of the instruction, combined with the <i>ISA Mode</i> bit
Yes	Yes	Upper 31 bits of the branch or jump instruction (PC-2 in the MIPS16 ISA Mode and PC-4 in the 32-bit ISA Mode), combined with the <i>ISA Mode</i> bit

- The *CE*, and *ExcCode* fields of the *Cause* registers are loaded with the values appropriate to the exception. The *CE* field is loaded, but not defined, for any exception type other than a coprocessor unusable exception.
- The EXL bit is set in the Status register.
- The processor is started at the exception vector.

The value loaded into *EPC* represents the restart address for the exception and need not be modified by exception handler software in the normal case. Software need not look at the *BD* bit in the *Cause* register unless it wishes to identify the address of the instruction that actually caused the exception.

Note that individual exception types may load additional information into other registers. This is noted in the description of each exception type below.

#### **Operation:**

```
/* If Status<sub>EXI.</sub> is 1, all exceptions go through the general exception vector */
/\,^{\star} and neither EPC nor \text{Cause}_{\text{BD}} nor SRSCtl are modified ^{\star}/\,
if Status_{EXI} = 1 then
    vectorOffset \leftarrow 0x180
else
   if InstructionInBranchDelaySlot then
       EPC ← restartPC/* PC of branch/jump */
       Cause_{BD} \leftarrow 1
    else
                                           /* PC of instruction */
       EPC \leftarrow restartPC
       Cause_{BD} \leftarrow 0
    endif
    /* Compute vector offsets as a function of the type of exception */
   NewShadowSet \leftarrow SRSCtl<sub>ESS</sub> /* Assume exception, Release 2 only */
    if ExceptionType = TLBRefill then
        vectorOffset \leftarrow 0x000
    elseif (ExceptionType = Interrupt) then
       if (Cause_{TV} = 0) then
            vectorOffset \leftarrow 0x180
            if (Status_{BEV} = 1) or (IntCtl_{VS} = 0) then
                vectorOffset \leftarrow 0x200
            else
```

```
if Config3_{VEIC} = 1 then
                      if (EIC_option1)
                          \texttt{VecNum} \leftarrow \texttt{Cause}_{\texttt{RIPL}}
                      elseif (EIC_option2)
                          VecNum ← EIC_VecNum_Signal
                      endif
                     NewShadowSet \leftarrow SRSCtl_{ETCSS}
                 else
                      VecNum ← VIntPriorityEncoder()
                     \texttt{NewShadowSet} \leftarrow \texttt{SRSMap}_{\texttt{IPL}} \mathsf{X}_{4+3...\texttt{IPL}} \mathsf{X}_{4}
                 endif
                 if (EIC_option3)
                      vectorOffset ← EIC_VectorOffset_Signal
                      vectorOffset \leftarrow 0x200 + (VecNum \times (IntCtl_{VS} \parallel 0b00000))
             endif /\star if (Status_{\rm BEV} = 1) or (IntCtl_{\rm VS} = 0) then \star/
         endif /* if (Cause<sub>IV</sub> = 0) then */
    endif /* elseif (ExceptionType = Interrupt) then */
    /* Update the shadow set information for an implementation of */
    /* Release 2 of the architecture */
    if (ArchitectureRevision \geq 2) and (SRSCtl_{\rm HSS} > 0) and (Status_{\rm BEV} = 0) then
        SRSCtl_{PSS} \leftarrow SRSCtl_{CSS}
        SRSCtl_{CSS} \leftarrow NewShadowSet
    endif
endif /* if Status_{EXL} = 1 then */
\texttt{Cause}_{\texttt{CE}} \leftarrow \texttt{FaultingCoprocessorNumber}
Cause_{ExcCode} \leftarrow ExceptionType
Status_{EXL} \leftarrow 1
/* Calculate the vector base address */
if Status_{BEV} = 1 then
    vectorBase \leftarrow 0xBFC0.0200
else
    if ArchitectureRevision ≥ 2 then
        /\,^{\star} The fixed value of {\tt EBase}_{{\tt 31..30}} forces the base to be in kseg0 or kseg1 ^{\star}/
        vectorBase \leftarrow EBase<sub>31..12</sub> || 0x000
    else
        vectorBase \leftarrow 0x8000.0000
    endif
endif
/* Exception PC is the sum of vectorBase and vectorOffset. Vector */
/* offsets > 0xFFF (vectored or EIC interrupts only), require */
/\,^\star that \mathtt{EBase}_{15\ldots12} have zeros in each bit position less than or ^\star/
/* equal to the most significant bit position of the vector offset */
PC \leftarrow vectorBase_{31..30} \parallel (vectorBase_{29..0} + vectorOffset_{29..0})
                                   /* No carry between bits 29 and 30 */
```

## 6.2.4 EJTAG Debug Exception

An EJTAG Debug Exception occurs when one of a number of EJTAG-related conditions is met. Refer to the EJTAG Specification for details of this exception.

### **Entry Vector Used**

0xBFC0 0480 if the *ProbTrap* bit is zero in the EJTAG\_Control\_register; 0xFF20 0200 if the *ProbTrap* bit is one.

## 6.2.5 Reset Exception

A Reset Exception occurs when the Cold Reset signal is asserted to the processor. This exception is not maskable. When a Reset Exception occurs, the processor performs a full reset initialization, including aborting state machines, establishing critical state, and generally placing the processor in a state in which it can execute instructions from uncached, unmapped address space. On a Reset Exception, only the following registers have defined state:

- The Random register is initialized to the number of TLB entries 1.
- The *Wired* register is initialized to zero.
- The Config, Config1, Config2, and Config3 registers are initialized with their boot state.
- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- Watch register enables and Performance Counter register interrupt enables are cleared.
- The *ErrorEPC* register is loaded with the restart PC, as described in Table 6.11. Note that this value may or may not be predictable if the Reset Exception was taken as the result of power being applied to the processor because PC may not have a valid value in that case. In some implementations, the value loaded into *ErrorEPC* register may not be predictable on either a Reset or Soft Reset Exception.
- PC is loaded with 0xBFC0 0000.

### Cause Register ExcCode Value

None

#### Additional State Saved

None

## **Entry Vector Used**

Reset (0xBFC0 0000)

#### **Operation**

```
Random ← TLBEntries - 1
                                                    # 1KB page support implemented
PageMask_{MaskX} \leftarrow 0
PageGrain_{ESP} \leftarrow 0
                                                    # 1KB page support implemented
Wired \leftarrow 0
HWREna \leftarrow 0
\text{EntryHi}_{\text{VPN2X}} \leftarrow 0
                                                    # 1KB page support implemented
Status_{RP} \leftarrow 0
Status_{BEV} \leftarrow 1
\texttt{Status}_{\texttt{TS}} \; \leftarrow \; \mathbf{0}
Status_{SR} \leftarrow 0
Status_{NMT} \leftarrow 0
Status_{ERL} \leftarrow 1
\texttt{IntCtl}_{\texttt{VS}} \, \leftarrow \, \texttt{0}
SRSCtl_{HSS} \leftarrow HighestImplementedShadowSet
```

```
\text{SRSCtl}_{\text{ESS}} \; \leftarrow \; 0
SRSCtl_{PSS} \leftarrow 0
SRSCtl_{CSS} \leftarrow 0
SRSMap \leftarrow 0
\texttt{Cause}_{\texttt{DC}} \; \leftarrow \; \texttt{0}
EBase_{ExceptionBase} \leftarrow 0
Config \leftarrow ConfigurationState
Config_{K0} \leftarrow 2
                                          # Suggested - see Config register description
Config1 ← ConfigurationState
Config2 \leftarrow ConfigurationState
Config3 \leftarrow ConfigurationState
WatchLo[n]_T \leftarrow 0
                                         # For all implemented Watch registers
WatchLo[n]_R \leftarrow 0
                                         # For all implemented Watch registers
WatchLo[n]_W \leftarrow 0
                                         # For all implemented Watch registers
\texttt{PerfCnt.Control[n]}_{\texttt{IE}} \leftarrow \texttt{0}
                                         # For all implemented PerfCnt registers
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC # PC of branch/jump
else
    ErrorEPC \leftarrow restartPC \# PC of instruction
endif
PC ← 0xBFC0 0000
```

## 6.2.6 Soft Reset Exception

A Soft Reset Exception occurs when the Reset signal is asserted to the processor. This exception is not maskable. When a Soft Reset Exception occurs, the processor performs a subset of the full reset initialization. Although a Soft Reset Exception does not unnecessarily change the state of the processor, it may be forced to do so in order to place the processor in a state in which it can execute instructions from uncached, unmapped address space. Since bus, cache, or other operations may be interrupted, portions of the cache, memory, or other processor state may be inconsistent.

The primary difference between the Reset and Soft Reset Exceptions is in actual use. The Reset Exception is typically used to initialize the processor on power-up, while the Soft Reset Exception is typically used to recover from a non-responsive (hung) processor. The semantic difference is provided to allow boot software to save critical coprocessor 0 or other register state to assist in debugging the potential problem. As such, the processor may reset the same state when either reset signal is asserted, but the interpretation of any state saved by software may be very different.

In addition to any hardware initialization required, the following state is established on a Soft Reset Exception:

- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- Watch register enables and Performance Counter register interrupt enables are cleared.
- The ErrorEPC register is loaded with the restart PC, as described in Table 6.11.
- PC is loaded with 0xBFC0 0000.

## Cause Register ExcCode Value

None

#### **Additional State Saved**

None

#### **Entry Vector Used**

Reset (0xBFC0 0000)

## **Operation**

```
\texttt{PageMask}_{\texttt{MaskX}} \leftarrow \texttt{0}
                                                    # 1KB page support implemented
PageGrain_{ESP} \leftarrow 0
                                                    # 1KB page support implemented
\text{EntryHi}_{\text{VPN2X}} \leftarrow 0
                                                     # 1KB page support implemented
Config_{K0} \leftarrow 2
                                                     # Suggested - see Config register description
\texttt{Status}_{\texttt{RP}} \; \leftarrow \; \texttt{0}
Status_{BEV} \leftarrow 1
\texttt{Status}_{\texttt{TS}} \; \leftarrow \; \mathbf{0}
\mathsf{Status}_{\mathsf{SR}} \, \leftarrow \, \mathbf{1}
Status_{NMI} \leftarrow 0
\texttt{Status}_{\texttt{ERL}} \, \leftarrow \, \mathbf{1}
WatchLo[n]_T \leftarrow 0
                                                   # For all implemented Watch registers
WatchLo[n]_R \leftarrow 0
                                                  # For all implemented Watch registers
                                                  # For all implemented Watch registers
WatchLo[n]_W \leftarrow 0
\texttt{PerfCnt.Control[n]}_{\texttt{IE}} \leftarrow \texttt{0} \qquad \texttt{\# For all implemented PerfCnt registers}
if InstructionInBranchDelaySlot then
      \texttt{ErrorEPC} \leftarrow \texttt{restartPC} \ \# \ \texttt{PC} \ \texttt{of} \ \texttt{branch/jump}
else
     \texttt{ErrorEPC} \leftarrow \texttt{restartPC} \ \# \ \texttt{PC} \ \texttt{of} \ \texttt{instruction}
endif
PC ← 0xBFC0 0000
```

## 6.2.7 Non Maskable Interrupt (NMI) Exception

A non maskable interrupt exception occurs when the NMI signal is asserted to the processor.

Although described as an interrupt, it is more correctly described as an exception because it is not maskable. An NMI occurs only at instruction boundaries, so does not do any reset or other hardware initialization. The state of the cache, memory, and other processor state is consistent and all registers are preserved, with the following exceptions:

- The BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The *ErrorEPC* register is loaded with restart PC, as described in Table 6.11.
- PC is loaded with 0xBFC0 0000.

### Cause Register ExcCode Value

None

#### Additional State Saved

None

## **Entry Vector Used**

Reset (0xBFC0 0000)

#### Operation

```
\begin{array}{l} {\rm Status_{BEV}} \leftarrow 1 \\ {\rm Status_{TS}} \leftarrow 0 \\ {\rm Status_{SR}} \leftarrow 0 \\ {\rm Status_{NMT}} \leftarrow 1 \end{array}
```

```
\begin{tabular}{lll} Status_{ERL} \leftarrow 1 \\ if InstructionInBranchDelaySlot then \\ ErrorEPC \leftarrow restartPC \# PC of branch/jump \\ else \\ ErrorEPC \leftarrow restartPC \# PC of instruction \\ endif \\ PC \leftarrow 0xBFCO 0000 \\ \end{tabular}
```

## 6.2.8 Machine Check Exception

A machine check exception occurs when the processor detects an internal inconsistency.

The following conditions cause a machine check exception:

Detection of multiple matching entries in the TLB in a TLB-based MMU.

## Cause Register ExcCode Value

MCheck (See Table 9.31 on page 138)

#### **Additional State Saved**

Depends on the condition that caused the exception. See the descriptions above.

#### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.9 Address Error Exception

An address error exception occurs under the following circumstances:

- An instruction is fetched from an address that is not aligned on a word boundary.
- A load or store word instruction is executed in which the address is not aligned on a word boundary.
- A load or store halfword instruction is executed in which the address is not aligned on a halfword boundary.
- A reference is made to a kernel address space from User Mode or Supervisor Mode.
- A reference is made to a supervisor address space from User Mode.

Note that in the case of an instruction fetch that is not aligned on a word boundary, the PC is updated before the condition is detected. Therefore, both *EPC* and *BadVAddr* point at the unaligned instruction address.

## Cause Register ExcCode Value

AdEL: Reference was a load or an instruction fetch

AdES: Reference was a store See Table 9.31 on page 138.

### **Additional State Saved**

Register State	Value	
BadVAddr	failing address	
Context <sub>VPN2</sub>	UNPREDICTABLE	
EntryHi <sub>VPN2</sub>	UNPREDICTABLE	
EntryLo0	UNPREDICTABLE	
EntryLo1	UNPREDICTABLE	

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.10 TLB Refill Exception

A TLB Refill exception occurs in a TLB-based MMU when no TLB entry matches a reference to a mapped address space and the *EXL* bit is zero in the *Status* register. Note that this is distinct from the case in which an entry matches but has the valid bit off, in which case a TLB Invalid exception occurs.

### Cause Register ExcCode Value

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store See Table 9.31 on page 138.

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the BadVPN2 field contains $VA_{3113}$ of the failing address
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

## **Entry Vector Used**

- TLB Refill vector (offset 0x000) if Status<sub>EXL</sub> = 0 at the time of exception.
- General exception vector (offset 0x180) if  $Status_{EXL} = 1$  at the time of exception

## 6.2.11 Execute-Inhibit Exception

An Execute-Inhibit exception occurs when the virtual address of an instruction fetch matches a TLB entry whose XI bit is set. This exception type can only occur if the XI bit is implemented within the TLB and is enabled, this is denoted by the *PageGrain*<sub>XIE</sub> bit.

### Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IFC} == 1 TLBXI$ 

See Table 9.31 on page 138.

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the BadVPN2 field contains $VA_{3113}$ of the failing address
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

## **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.12 Read-Inhibit Exception

An Read-Inhibit exception occurs when the virtual address of a memory load reference matches a TLB entry whose RI bit is set. This exception type can only occur if the RI bit is implemented within the TLB and is enabled, this is denoted by the *PageGrain*<sub>RIE</sub> bit. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

### Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IEC} == 1 TLBRI$ 

See Table 9.31 on page 138.

### **Additional State Saved**

Register State		Value	
BadVAddr	Failing address		

Register State	Value
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the BadVPN2 field contains $VA_{3113}$ of the failing address
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.13 TLB Invalid Exception

A TLB invalid exception occurs when a TLB entry matches a reference to a mapped address space, but the matched entry has the valid bit off.

Note that the condition in which no TLB entry matches a reference to a mapped address space and the *EXL* bit is one in the *Status* register is indistinguishable from a TLB Invalid Exception, in the sense that both use the general exception vector and supply an ExcCode value of TLBL or TLBS. The only way to distinguish these two cases is by probing the TLB for a matching entry (using TLBP).

If the RI and XI bits are implemented within the TLB and the *PageGrain*<sub>IEC</sub> bit is clear, then this exception also occurs if a valid, matching TLB entry is found with the RI bit set on a memory load reference, or with the XI bit set on an instruction fetch memory reference. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

### Cause Register ExcCode Value

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store See Table 9.30 on page 134.

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the BadVPN2 field contains VA $_{3113}$ of the failing address

Register State	Value
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the
	ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.14 TLB Modified Exception

A TLB modified exception occurs on a *store* reference to a mapped address when the matching TLB entry is valid, but the entry's *D* bit is zero, indicating that the page is not writable.

## Cause Register ExcCode Value

Mod (See Table 9.30 on page 134)

#### **Additional State Saved**

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the VirtualIndex field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.
	If $Config3_{CTXTC}$ bit is clear, then the BadVPN2 field contains $VA_{3113}$ of the failing address
EntryHi	The VPN2 field contains VA <sub>3113</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

## **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.15 Cache Error Exception

A cache error exception occurs when an instruction or data reference detects a cache tag or data error, or a parity or ECC error is detected on the system bus when a cache miss occurs. This exception is not maskable. Because the error was in a cache, the exception vector is to an unmapped, uncached address.

### Cause Register ExcCode Value

N/A

#### **Additional State Saved**

Register State	Value
CacheErr	Error state
ErrorEPC	Restart PC

#### **Entry Vector Used**

Cache error vector (offset 0x100)

### Operation

```
CacheErr \leftarrow ErrorState
\texttt{Status}_{\texttt{ERL}} \, \leftarrow \, \mathbf{1}
\hbox{if } Instruction In Branch Delay Slot then \\
    ErrorEPC ← restartPC # PC of branch/jump
else
    ErrorEPC \leftarrow restartPC \# PC of instruction
endif
if Status_{BEV} = 1 then
    PC \leftarrow 0xBFC0 0200 + 0x100
else
    if ArchitectureRevision ≥ 2 then
         /^{\,\star} The fixed value of {\tt EBase}_{31..30} and bit 29 forced to a 1 puts the ^{\,\star}/
         /* vector in kseg1 */
        PC \leftarrow EBase_{31..30} \parallel 1 \parallel EBase_{28..12} \parallel 0x100
        PC \leftarrow 0xA000 \ 0000 + 0x100
    endif
endif
```

## 6.2.16 Bus Error Exception

A bus error occurs when an instruction, data, or prefetch access makes a bus request (due to a cache miss or an uncacheable reference) and that request is terminated in an error. Note that parity errors detected during bus transactions are reported as cache error exceptions, not bus error exceptions.

## Cause Register ExcCode Value

IBE: Error on an instruction reference

DBE: Error on a data reference

See Table 9.31 on page 138.

#### Additional State Saved

None

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.17 Integer Overflow Exception

An integer overflow exception occurs when selected integer instructions result in a 2's complement overflow.

## Cause Register ExcCode Value

Ov (See Table 9.31 on page 138)

#### Additional State Saved

None

## **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.18 Trap Exception

A trap exception occurs when a trap instruction results in a TRUE value.

## Cause Register ExcCode Value

Tr (See Table 9.31 on page 138)

#### Additional State Saved

None

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.19 System Call Exception

A system call exception occurs when a SYSCALL instruction is executed.

## Cause Register ExcCode Value

Sys (See Table 9.30 on page 134)

#### **Additional State Saved**

None

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.20 Breakpoint Exception

A breakpoint exception occurs when a BREAK instruction is executed.

### Cause Register ExcCode Value

Bp (See Table 9.31 on page 138)

## **Additional State Saved**

None

## **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.21 Reserved Instruction Exception

A Reserved Instruction Exception occurs if any of the following conditions is true:

- An instruction was executed that specifies an encoding of the opcode field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (ASE).
- An instruction was executed that specifies a SPECIAL opcode encoding of the function field that is flagged with "\*" (reserved), or "β" (higher-order ISA).
- An instruction was executed that specifies a REGIMM opcode encoding of the rt field that is flagged with "\*"
  (reserved).
- An instruction was executed that specifies an unimplemented *SPECIAL2* opcode encoding of the function field that is flagged with an unimplemented "θ" (partner available), or an unimplemented "σ" (EJTAG).
- An instruction was executed that specifies a *COPz* opcode encoding of the rs field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (ASE), assuming that access to the coprocessor is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead. For the *COP1* opcode, some implementations of previous ISAs reported this case as a Floating Point Exception, setting the Unimplemented Operation bit in the Cause field of the *FCSR* register.
- An instruction was executed that specifies an unimplemented *COP0* opcode encoding of the function field when rs is *CO* that is flagged with "\*" (reserved), or an unimplemented "σ" (EJTAG), assuming that access to coprocessor 0 is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead.
- An instruction was executed that specifies a COP1 opcode encoding of the function field that is flagged with "\*" (reserved), "β" (higher-order ISA), or an unimplemented "ε" (ASE), assuming that access to coprocessor 1 is allowed. If access to the coprocessor is not allowed, a Coprocessor Unusable Exception occurs instead. Some implementations of previous ISAs reported this case as a Floating Point Exception, setting the Unimplemented Operation bit in the Cause field of the FCSR register.

### Cause Register ExcCode Value

RI (See Table 9.31 on page 138)

#### **Additional State Saved**

None

#### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.22 Coprocessor Unusable Exception

A coprocessor unusable exception occurs if any of the following conditions is true:

- A COP0 or Cache instruction was executed while the processor was running in a mode other than Debug Mode or Kernel Mode, and the *CU0* bit in the *Status* register was a zero
- A COP1, COP1X,LWC1, SWC1, LDC1, SDC1 or MOVCI (Special opcode function field encoding) instruction was executed and the *CU1* bit in the *Status* register was a zero.

• A COP2, LWC2, SWC2, LDC2, or SDC2 instruction was executed, and the *CU2* bit in the *Status* register was a zero. COP2 instructions include MFC2, DMFC2, CFC2, MFHC2, MTC2, DMTC2, CTC2, MTHC2.

NOTE: In Release 2 of the MIPS32 Architecture, the use of COP3 as a user-defined coprocessor has been removed. The use of COP3 is reserved for the future extension of the architecture.

### Cause Register ExcCode Value

CpU (See Table 9.30 on page 134)

#### Additional State Saved

Register State	Value
Cause <sub>CE</sub>	unit number of the coprocessor being referenced

### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.23 Floating Point Exception

A floating point exception is initiated by the floating point coprocessor to signal a floating point exception.

### **Register ExcCode Value**

FPE (See Table 9.30 on page 134)

#### **Additional State Saved**

Register State	Value
FCSR	indicates the cause of the floating point exception

### **Entry Vector Used**

General exception vector (offset 0x180)

### 6.2.24 Coprocessor 2 Exception

A coprocessor 2 exception is initiated by coprocessor 2 to signal a precise coprocessor 2 exception.

#### Register ExcCode Value

C2E (See Table 9.30 on page 134)

#### **Additional State Saved**

Defined by the coprocessor

#### **Entry Vector Used**

General exception vector (offset 0x180)

## 6.2.25 Watch Exception

The watch facility provides a software debugging vehicle by initiating a watch exception when an instruction or data reference matches the address information stored in the *WatchHi* and *WatchLo* registers. A watch exception is taken immediately if the *EXL* and *ERL* bits of the *Status* register are both zero. If either bit is a one at the time that a watch exception would normally be taken, the *WP* bit in the *Cause* register is set, and the exception is deferred until both the *EXL* and *ERL* bits in the *Status* register are zero. Software may use the *WP* bit in the *Cause* register to determine if the *EPC* register points at the instruction that caused the watch exception, or if the exception actually occurred while in kernel mode.

If the *EXL* or *ERL* bits are one in the *Status* register and a single instruction generates both a watch exception (which is deferred by the state of the *EXL* and *ERL* bits) and a lower-priority exception, the lower priority exception is taken.

Watch exceptions are never taken if the processor is executing in Debug Mode. Should a watch register match while the processor is in Debug Mode, the exception is inhibited and the *WP* bit is not changed.

It is implementation dependent whether a data watch exception is triggered by a prefetch or cache instruction whose address matches the Watch register address match conditions. A watch triggered by a SC instruction does so even if the store would not complete because the *LL* bit is zero.

#### **Register ExcCode Value**

WATCH (See Table 9.30 on page 134)

#### **Additional State Saved**

Register State	Value
Cause <sub>WP</sub>	indicates that the watch exception was deferred until after
	both Status <sub>EXL</sub> and Status <sub>ERL</sub> were zero. This bit directly
	causes a watch exception, so software must clear this bit as
	part of the exception handler to prevent a watch exception
	loop at the end of the current handler execution.

### **Entry Vector Used**

General exception vector (offset 0x180)

### 6.2.26 Interrupt Exception

The interrupt exception occurs when an enabled request for interrupt service is made. See Section 6.1 on page 43 for more information.

#### **Register ExcCode Value**

Int (See Table 9.31 on page 138)

#### **Additional State Saved**

Register State		Value
Ī	Cause <sub>IP</sub>	indicates the interrupts that are pending.

74 MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

## **Entry Vector Used**

General exception vector (offset 0x180) if the *IV* bit in the *Cause* register is zero. Interrupt vector (offset 0x200) if the *IV* bit in the *Cause* register is one.



# **GPR Shadow Registers**

The capability in this chapter is targeted at removing the need to save and restore GPRs on entry to high priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to Kernel Mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is implementation dependent and may range from one (the normal GPRs) to an architectural maximum of 16. The highest number actually implemented is indicated by the SRSCtl<sub>HSS</sub> field, and all shadow sets between 0 and SRSCtl<sub>HSS</sub>, inclusive must be implemented. If this field is zero, only the normal GPRs are implemented.

## 7.1 Introduction to Shadow Sets

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to Kernel Mode via an interrupt or exception. Once a shadow set is bound to a Kernel Mode entry condition, reference to GPRs work exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode. The RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the SRSCtl register provides the number of the current shadow register set, and the PSS field of the SRSCtl register provides the number of the previous shadow register set (that which was current before the last exception or interrupt occurred).

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific shadow set is provided by the external interrupt controller, and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the ESS field of the *SRSCtl* register. When an exception or interrupt occurs, the value of SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>, and SRSCtl<sub>CSS</sub> is set to the value taken from the appropriate source. On an ERET, the value of SRSCtl<sub>PSS</sub> is copied back into SRSCtl<sub>CSS</sub> to restore the shadow set of the mode to which control returns. More precisely, the rules for updating the fields in the *SRSCtl* register on an interrupt or exception are as follows:

- 1. No field in the *SRSCtl* register is updated if any of the following conditions are true. In this case, steps 2 and 3 are skipped.
  - The exception is one that sets Status<sub>ERL</sub>: NMI or cache error.
  - The exception causes entry into EJTAG Debug Mode
  - Status<sub>BEV</sub> = 1
  - Status<sub>EXI</sub> = 1
- 2. SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>

#### **GPR Shadow Registers**

- 3. SRSCtl<sub>CSS</sub> is updated from one of the following sources:
  - The appropriate field of the *SRSMap* register, based on IPL, if the exception is an interrupt, Cause<sub>IV</sub> = 1, IntCtl<sub>VSS</sub> ≠ 0, Config3<sub>VEIC</sub> = 0, and Config3<sub>VInt</sub> = 1. These are the conditions for a vectored interrupt.
  - The EICSS field of the SRSCtl register if the exception is an interrupt, Cause<sub>IV</sub> = 1, IntCtl<sub>VSS</sub> ≠ 0, and Config3<sub>VEIC</sub> = 1. These are the conditions for a vectored EIC interrupt.
  - The ESS field of the SRSCt/ register in any other case. This is the condition for a non-interrupt exception, or a non-vectored interrupt.

Similarly, the rules for updating the fields in the SRSCtl register at the end of an exception or interrupt are as follows:

- 1. No field in the SRSCt/ register is updated if any of the following conditions is true. In this case, step 2 is skipped.
  - A DERET is executed
  - An ERET is executed with  $Status_{ERL} = 1$  or  $Status_{BEV} = 1$
- 2. SRSCtl<sub>PSS</sub> is copied to SRSCtl<sub>CSS</sub>

These rules have the effect of preserving the SRSCtI register in any case of a nested exception or one which occurs before the processor has been fully initialize (Status<sub>BEV</sub> = 1).

Privileged software may switch the current shadow set by writing a new value into SRSCtl<sub>PSS</sub>, loading EPC with a target address, and doing an ERET.

# 7.2 Support Instructions

**Table 7.1 Instructions Supporting Shadow Sets** 

Mnemonic	Function	MIPS64 Only?
RDPGPR	Read GPR From Previous Shadow Set	No
WRPGPR	Write GPR to Shadow Set	No

# **CP0 Hazards**

## 8.1 Introduction

Because resources controlled via Coprocessor 0 affect the operation of various pipeline stages of a MIPS32/microMIPS32 processor, manipulation of these resources may produce results that are not detectable by subsequent instructions for some number of execution cycles. When no hardware interlock exists between one instruction that causes an effect that is visible to a second instruction, a *CP0 hazard* exists.

In Release 1 of the MIPS32® Architecture, CP0 hazards were relegated to implementation-dependent cycle-based solutions, primarily based on the SSNOP instruction. Since that time, it has become clear that this is an insufficient and error-prone practice that must be addressed with a firm compact between hardware and software. As such, new instructions have been added to Release 2 of the architecture which act as explicit barriers that eliminate hazards. To the extent that it was possible to do so, the new instructions have been added in such a way that they are backward-compatible with existing MIPS processors.

# 8.2 Types of Hazards

In privileged software, there are two different types of hazards: execution hazards and instruction hazards. Both are defined below.

Implementations using Release 1 of the architecture should refer to their Implementation documentation for the required instruction "spacing" that is required to eliminate these hazards.

Note that, for superscalar MIPS implementations, the number of instructions issued per cycle may be greater than one, and thus that the duration of the hazard in instructions may be greater than the duration in cycles. It is for this reason that MIPS32 Release 1 defines the SSNOP instruction to convert instruction issues to cycles in a superscalar design.

### 8.2.1 Possible Execution Hazards

Execution hazards are those created by the execution of one instruction, and seen by the execution of another instruction. Table 8.1 lists the possible execution hazards that might exist when there are no hardware interlocks.

**Table 8.1 Possible Execution Hazards** 

Producer	$\rightarrow$	Consumer	Hazard On
Hazards Related to the TLB			
MTC0	$\rightarrow$	TLBR, TLBWI, TLBWR	EntryHi

**Table 8.1 Possible Execution Hazards** 

Producer	$\rightarrow$	Consumer	Hazard On
MTC0	$\rightarrow$	TLBWI, TLBWR	EntryLo0, EntryLo1, Index, PageMask, PageGrain
MTCO	$\rightarrow$	TLBWR	Wired
MTC0	$\rightarrow$	TLBP, Load or Store Instruction	EntryHi <sub>ASID</sub>
MTC0	$\rightarrow$	Load/store affected by new state	EntryHi <sub>ASID</sub> , WatchHi, WatchLo, Config
TLBP	$\rightarrow$	MFC0, TLBWI	Index
TLBR	$\rightarrow$	MFC0	EntryHi, EntryLo0, EntryLo1, PageMask
TLBWI, TLBWR	$\rightarrow$	TLBP, TLBR, Load/store using new TLB entry	TLB entry
Hazards Related to Except	tions or Inte	errupts	
MTC0	$\rightarrow$	Coprocessor instruction execution depends on the new value of Status <sub>CU</sub>	Status <sub>CU</sub>
MTC0	$\rightarrow$	ERET	DEPC, EPC, ErrorEPC, Status
MTC0	$\rightarrow$	Interrupted Instruction	Cause <sub>IP</sub> Cause <sub>IV</sub> Compare, Count, PerfCnt Control <sub>IE</sub> , PerfCnt Counter, Status <sub>IE</sub> , Status <sub>IM</sub> EBase SRSCtl SRSMap

**Table 8.1 Possible Execution Hazards** 

Producer	$\rightarrow$	Consumer	Hazard On
EI, DI	$\rightarrow$	Interrupted Instruction	Status <sub>IE</sub> , Status <sub>IM</sub>
Other Hazards			
LL	$\rightarrow$	MFC0	LLAddr
MTC0	$\rightarrow$	CACHE	PageGrain
CACHE	$\rightarrow$	MFC0	TagLo
MTC0	$\rightarrow$	MFC0	any CoProcessor 0 register

### 8.2.2 Possible Instruction Hazards

Instruction hazards are those created by the execution of one instruction, and seen by the instruction fetch of another instruction. Table 8.2 lists the possible instruction hazards when there are no hardware interlocks.

**Table 8.2 Possible Instruction Hazards** 

Producer	$\rightarrow$	Consumer	Hazard On				
Hazards Related to the TLB							
MTC0	$\rightarrow$	Instruction fetch seeing the new value	EntryHi <sub>ASID</sub> , WatchHi, WatchLo Config				
MTC0	$\rightarrow$	Instruction fetch seeing the new value (including a change to ERL followed by an instruction fetch from the useg segment)	Status				
TLBWI, TLBWR	$\rightarrow$	Instruction fetch using new TLB entry	TLB entry				
Hazards Related to Entry	Writin	ng the Instruction Stream or Modifying an	Instruction Cache				
Instruction stream writes	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries				
CACHE	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries				
Other Hazards							
MTC0	$\rightarrow$	RDPGPR WRPGPR	SRSCtl <sub>PSS</sub> <sup>1</sup>				

<sup>1.</sup> This is not precisely a hazard on the instruction fetch. Rather it is a hazard on a modification to the previous GPR context field, followed by a previous-context reference to the GPRs. It is considered an instruction hazard rather than an execution hazard because some implementation may require that the previous GPR context be established early in the pipeline, and execution hazards are not meant to cover this case.

# 8.3 Hazard Clearing Instructions and Events

Table 8.3 lists the instructions designed to eliminate hazards.

**Table 8.3 Hazard Clearing Instructions** 

Mnemonic	Function	Supported Architecture
DERET	Clear both execution and instruction hazards	EJTAG
ЕНВ	Clear execution hazard	Release 2 onwards
ERET	Clear both execution and instruction hazards	All
IRET	Clear both execution and instruction hazards when not chaining to another interrupt.	MCU ASE
JALR.HB	Clear both execution and instruction hazards	Release 2 onwards
JR.HB	Clear both execution and instruction hazards	Release 2 onwards
SSNOP	Superscalar No Operation	Release 1 onwards
SYNCI <sup>1</sup>	Synchronize caches after instruction stream write	Release 2 onwards

<sup>1.</sup> SYNCI synchronizes caches after an instruction stream write, and before execution of that instruction stream. As such, it is not precisely a coprocessor 0 hazard, but is included here for completeness.

DERET, ERET, and SSNOP are available in Release 1 of the Architecture; EHB, JALR.HB, JR.HB, and SYNCI were added in Release 2 of the Architecture. In both Release 1 and Release 2 of the Architecture, DERET and ERET clear both execution and instruction hazards and they are the only timing-independent instructions which will do this in both releases of the architecture.

Even though DERET and ERET clear hazards between the execution of the instruction and the target instruction stream, an execution hazard may still be created between a write of the *DEPC*, *EPC*, *ErrorEPC*, or *Status* registers and the DERET or ERET instruction.

In addition, an exception or interrupt also clears both execution and instruction hazards between the instruction that created the hazard and the first instruction of the exception or interrupt handler. Said another way, no hazards remain visible by the first instruction of an exception or interrupt handler.

### 8.3.1 MIPS32 Instruction Encoding

The EHB instruction is encoded using a variant of the NOP/SSNOP encoding. This encoding was chosen for compatibility with the Release 1 SSNOP instruction, such that existing software may be modified to be compatible with both Release 1 and Release 2 implementations. See the EHB instruction description for additional information.

The JALR.HB and JR.HB instructions are encoding using bit 10 of the *hint* field of the JALR and JR instructions. These encodings were chosen for compatibility with existing MIPS implementations, including many which pre-date

82 MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

the MIPS32 architecture. Because a pipeline flush clears hazards on most early implementations, the JALR.HB or JR.HB instructions can be included in existing software for backward and forward compatibility. See the JALR.HB and JR.HB instructions for additional information.

The SYNCI instruction is encoded using a new encoding of the REGIMM opcode. This encoding was chosen because it causes a Reserved Instruction exception on all Release 1 implementations. As such, kernel software running on processors that don't implement Release 2 can emulate the function using the CACHE instruction.

## 8.3.2 microMIPS32 Instruction Encoding

The EHB and SSNOP instructions are encoded using a variant of the NOP encoding. See the EHB and SSNOP instruction description for additional information.



# **Coprocessor 0 Registers**

The Coprocessor 0 (CP0) registers provide the interface between the ISA and the PRA. Each register is discussed below, with the registers presented in numerical order, first by register number, then by select field number.

# 9.1 Coprocessor 0 Register Summary

Table 9.1 lists the CP0 registers in numerical order. The individual registers are described later in this document. If the compliance level is qualified (e.g., "*Required* (TLB MMU)"), it applies only if the qualifying condition is true. The Sel column indicates the value to be used in the field of the same name in the MFC0 and MTC0 instructions.

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
0	0	Index	Index into the TLB array	Section 9.4 on page 92	Required (TLB MMU); Optional (Others)
0	1	MVPControl	Per-processor register containing global MIPS® MT configuration data	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
0	2	MVPConf0	Per-processor multi-VPE dynamic configuration information	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
0	3	MVPConf1	Per-processor multi-VPE dynamic configuration information	MIPS®MT ASE Specification	Optional
1	0	Random	Randomly generated index into the TLB array	Section 9.5 on page 93	Required (TLB MMU); Optional (Others)
1	1	VPEControl	Per-VPE register containing relatively volatile thread configuration data	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
1	2	VPEConf0	Per-VPE multi-thread configuration information	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
1	3	VPEConf1	Per-VPE multi-thread configuration information	MIPS®MT ASE Specification	Optional
1	4	YQMask	Per-VPE register defining which YIELD qualifier bits may be used without generating an exception	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)

**Table 9.1 Coprocessor 0 Registers in Numerical Order** 

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
1	5	VPESchedule	Per-VPE register to manage scheduling of a VPE within a processor	MIPS®MT ASE Specification	Optional
1	6	VPEScheFBack	Per-VPE register to provide scheduling feedback to software	MIPS®MT ASE Specification	Optional
1	7	VPEOpt	Per-VPE register to provide control over optional features, such as cache partitioning control	MIPS®MT ASE Specification	Optional
2	0	EntryLo0	Low-order portion of the TLB entry for even-numbered virtual pages	Section 9.6 on page 94	Required (TLB MMU); Optional (Others)
2	1	TCStatus	Per-TC status information, including copies of thread-specific bits of <i>Status</i> and <i>EntryHi</i> registers.	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
2	2	TCBind	Per-TC information about TC ID and VPE binding	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
2	3	TCRestart	Per-TC value of restart instruction address for the associated thread of exe- cution	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
2	4	TCHalt	Per-TC register controlling Halt state of TC	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
2	5	TCContext	Per-TC read/write storage for operating system use	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
2	6	TCSchedule	Per-TC register to manage scheduling of a TC	MIPS®MT ASE Specification	Optional
2	7	TCScheFBack	Per-TC register to provide scheduling feedback to software	MIPS®MT ASE Specification	Optional
3	0	EntryLo1	Low-order portion of the TLB entry for odd-numbered virtual pages	Section 9.6 on page 94	Required (TLB MMU); Optional (Others)
3	7	TCOpt	Per-TC register to provide control over optional features, such as cache partitioning control	MIPS®MT ASE Specification	Optional
4	0	Context	Pointer to page table entry in memory Section 9.7 on page 99		Required (TLB MMU); Optional (Others)
4	1	ContextConfig	Context register configuration	SmartMIPS ASE Specification and Section 9.8 on page 103	Required (Smart- MIPS ASE); Optional (Others)

86 MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
4	2	UserLocal	User information that can be written by privileged software and read via RDHWR register 29. If the processor implements the MIPS® MT ASE, this is a per-TC register.	Section 9.9 on page 105	Recommended (Release 2)
4	3		XContext register configuration in 64-bit implementations		Reserved
5	0	PageMask	Control for variable page size in TLB entries	Section 9.10 on page 106	Required (TLB MMU); Optional (Others)
5	1	PageGrain	Control for small page support	Section 9.11 on page 108 and Smart- MIPS ASE Specifi- cation	Required (Smart- MIPS ASE); Optional (Release 2)
6	0	Wired	Controls the number of fixed ("wired") TLB entries	Section 9.12 on page 111	Required (TLB MMU); Optional (Others)
6	1	SRSConf0	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT ASE Specification	Required (MIPS MT ASE); Optional (Others)
6	2	SRSConf1	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT ASE Specification	Optional
6	3	SRSConf2	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT ASE Specification	Optional
6	4	SRSConf3	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT ASE Specification	Optional
6	5	SRSConf4	Per-VPE register indicating and optionally controlling shadow register set configuration	MIPS®MT ASE Specification	Optional
7	0	HWREna	Enables access via the RDHWR instruction to selected hardware registers	Section 9.13 on page 113	Required (Release 2)
7	1-7		Reserved for future extensions		Reserved
8	0	BadVAddr	Reports the address for the most recent address-related exception	Section 9.14 on page 115	Required
9	0	Count	Processor cycle count	Section 9.15 on page 116	Required
9	6-7		Available for implementation dependent user	Section 9.16 on page 116	Implementation Dependent

**Table 9.1 Coprocessor 0 Registers in Numerical Order** 

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level	
10	0	EntryHi	High-order portion of the TLB entry	Section 9.17 on page 117	Required (TLB MMU); Optional (Others)	
11	0	Compare	Timer interrupt control	Section 9.18 on page 119	Required	
11	6-7		Available for implementation dependent user	Section 9.19 on page 119	Implementation Dependent	
12	0	Status	Processor status and control	Section 9.20 on page 120	Required	
12	1	IntCtl	Interrupt system status and control	Section 9.21 on page 127	Required (Release 2)	
12	2	SRSCtl	Shadow register set status and control	Section 9.22 on page 130	Required (Release 2)	
12	3	SRSMap	Shadow set IPL mapping	Section 9.23 on page 133	Required (Release 2 and shadow sets implemented)	
12	4	View_IPL	Contiguous view of IM and IPL fields.	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Others)	
12	5	SRSMap2	Shadow set IPL mapping	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Others)	
13	0	Cause	Cause of last general exception	Section 9.24 on page 134	Required	
13	4	View_RIPL	Contiguous view of IP and RIPL fields.	MIPS® MCU ASE Specification	Required (MIPS MCU ASE); Optional (Others)	
14	0	EPC	Program counter at last exception	Section 9.25 on page 140	Required	
15	0	PRId	Processor identification and revision	Section 9.26 on page 142	Required	
15	1	EBase	Exception vector base register	Section 9.27 on page 144	Required (Release 2)	
15	2	CDMMBase	Common Device Memory Map Base register	Section 9.28 on page 146	Optional	
15	3	CMGCRBase	Coherency Manager Global Control Register Base register	Section 9.29 on page 148	Optional	
16	0	Config	Configuration register	Section 9.30 on page 149	Required	

88 MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
16	1	Config1	Configuration register 1	Section 9.31 on page 152	Required
16	2	Config2	Configuration register 2	Section 9.32 on page 156	Optional
16	3	Config3	Configuration register 3	Section 9.33 on page 159	Optional
16	3	Config4	Configuration register 4	Section 9.34 on page 165	Optional
16	6-7		Available for implementation dependent user	Section 9.35 on page 169	Implementation Dependent
17	0	LLAddr	Load linked address	Section 9.36 on page 170	Optional
18	0-n	WatchLo	Watchpoint address	Section 9.37 on page 171	Optional
19	0-n	WatchHi	Watchpoint control	Section 9.38 on page 173	Optional
20	0		XContext in 64-bit implementations		Reserved
21	all		Reserved for future extensions		Reserved
22	all		Available for implementation dependent use	Section 9.39 on page 175	Implementation Dependent
23	0	Debug	EJTAG Debug register	EJTAG Specification	Optional
23	1	TraceControl	PDtrace control register	PDtrace Specification	Optional
23	2	TraceControl2	PDtrace control register	PDtrace Specification	Optional
23	3	UserTraceData1	PDtrace control register	PDtrace Specification	Optional
23	4	TraceIBPC	PDtrace control register	PDtrace Specification	Optional
23	5	TraceDBPC	PDtrace control register	PDtrace Specification	Optional
23	6	Debug2	EJTAG Debug2 register	EJTAG Specification	Optional
24	0	DEPC	Program counter at last EJTAG debug exception	EJTAG Specification	Optional
24	2	TraceContol3	PDtrace control register	PDtrace Specification	Optional
24	3	UserTraceData2	PDtrace control register	PDtrace Specification	Optional

Table 9.1 Coprocessor 0 Registers in Numerical Order

Register Number	Sel <sup>1</sup>	Register Name	Function	Reference	Compliance Level
25	0-n	PerfCnt	Performance counter interface	Section 9.43 on page 180	Recommended
26	0	ErrCtl	Parity/ECC error control and status	Section 9.44 on page 184	Optional
27	0-3	CacheErr	Cache parity error control and status	Section 9.45 on page 185	Optional
28	even selects	TagLo	Low-order portion of cache tag interface	Section 9.46 on page 186	Required (Cache)
28	odd selects	DataLo	Low-order portion of cache data interface	Section 9.47 on page 187	Optional
29	even selects	TagHi	High-order portion of cache tag interface	Section 9.48 on page 188	Required (Cache)
29	odd selects	DataHi	High-order portion of cache data interface	Section 9.49 on page 189	Optional
30	0	ErrorEPC	Program counter at last error	Section 9.50 on page 190	Required
31	0	DESAVE	EJTAG debug exception save register	EJTAG Specification	Optional
31	2-7	KScratchn	Scratch Registers for Kernel Mode	Section 9.52 on page 194	Optional; KScratch1 at select 2 and KScratch2 at select 3 are recommended.

<sup>1.</sup> Any select (Sel) value not explicitly noted as available for implementation-dependent use is reserved for future use by the Architecture.

## 9.2 Notation

For each register described below, field descriptions include the read/write properties of the field, and the reset state of the field. For the read/write properties of the field, the following notation is used:

**Table 9.2 Read/Write Bit Field Notation** 

Read/Write Notation	Hardware Interpretation	Software Interpretation
R/W	A field in which all bits are readable and writable Hardware updates of this field are visible by soffible by hardware read.  If the Reset State of this field is "Undefined", eivalue before the first read will return a predictable formal definition of UNDEFINED behavior.	tware read. Software updates of this field are vis- ther software or hardware must initialize the

Table 9.2 Read/Write Bit Field Notation

Read/Write Notation	Hardware Interpretation	Software Interpretation
R	A field which is either static or is updated only by hardware.  If the Reset State of this field is either "0", "Preset", or "Externally Set", hardware initializes this field to zero or to the appropriate state, respectively, on powerup. The term "Preset" is used to suggest that the processor establishes the appropriate state, whereas the term "Externally Set" is used to suggest that the state is established via an external source (e.g., personality pins or initialization bit stream). These terms are suggestions only, and are not intended to act as a requirement on the implementation.  If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware. If the Reset State of this field is "Undefined", software reads of this field result in an UNPREDICTABLE value except after a hardware update done under the conditions specified in the description of the field.
0	A field which hardware does not update, and for which hardware can assume a zero value.	A field to which the value written by software must be zero. Software writes of non-zero values to this field may result in <b>UNDEFINED</b> behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero. If the Reset State of this field is "Undefined", software must write this field with zero before it is guaranteed to read as zero.

# 9.3 Writing CPU Registers

With certain restrictions, software may assume that it can validly write the value read from a coprocessor 0 register back to that register without having unintended side effects. This rule means that software can read a register, modify one field, and write the value back to the register without having to consider the impact of writes to other fields. Processor designers should take this into consideration when using coprocessor 0 register fields that are reserved for implementations and make sure that the use of these bits is consistent with software assumptions.

The most significant exception to this rule is a situation in which the processor modifies the register between the software read and write, such as might occur if an exception or interrupt occurs between the read and write. Software must guarantee that such an event does not occur.

# 9.4 Index Register (CP0 Register 0, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *Index* register is a 32-bit read/write register which contains the index used to access the TLB for TLBP, TLBR, and TLBWI instructions. The width of the index field is implementation-dependent as a function of the number of TLB entries that are implemented. The minimum value for TLB-based MMUs is Ceiling(Log2(TLBEntries)). For example, six bits are required for a TLB with 48 entries).

The operation of the processor is **UNDEFINED** if a value greater than or equal to the number of TLB entries is written to the *Index* register.

Figure 9-1 shows the format of the *Index* register; Table 9.3 describes the *Index* register fields.





## **Table 9.3 Index Register Field Descriptions**

Fiel	ds			Read/		
Name	Bits	Description		Write	Reset State	Compliance
Р	31		Hardware writes this bit during execu- BP instruction to indicate whether a TLB d:	R	Undefined	Required
		Encoding	Meaning			
		0	A match occurred, and the <i>Index</i> field contains the index of the matching entry			
		1	No match occurred and the Index field is UNPREDICTABLE			
0	30n	Must be writte	n as zero; returns zero on read.	0	0	Reserved
Index	n-10	index to the TI TLBWI instru- Hardware writ ing TLB entry tion. If the TL	oftware writes this field to provide the LB entry referenced by the TLBR and ctions.  es this field with the index of the matchduring execution of the TLBP instruc-BP fails to find a match, the contents of INPREDICTABLE.	R/W	Undefined	Required

# 9.5 Random Register (CP0 Register 1, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The Random register is a read-only register whose value is used to index the TLB during a TLBWR instruction. The width of the Random field is calculated in the same manner as that described for the *Index* register above.

The value of the register varies between an upper and lower bound as follow:

- A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the *Wired* register). The entry indexed by the *Wired* register is the first entry available to be written by a TLB Write Random operation.
- An upper bound is set by the total number of TLB entries minus 1.

Within the required constraints of the upper and lower bounds, the manner in which the processor selects values for the *Random* register is implementation-dependent.

The processor initializes the *Random* register to the upper bound on a Reset Exception, and when the *Wired* register is written.

Figure 9-2 shows the format of the Random register; Table 9.4 describes the Random register fields.

### Figure 9-2 Random Register Format



## **Table 9.4 Random Register Field Descriptions**

Field	ds		Read/			
Name	Bits	Description	Write	Reset State	Compliance	
0	31n	Must be written as zero; returns zero on read.	0	0	Reserved	
Random	n-10	TLB Random Index	R	TLB Entries - 1	Required	

# 9.6 EntryLo0, EntryLo1 (CP0 Registers 2 and 3, Select 0)

**Compliance Level:** *EntryLo0* is *Required* for a TLB-based MMU; *Optional* otherwise.

**Compliance Level:** *EntryLo1* is *Required* for a TLB-based MMU; *Optional* otherwise.

The pair of *EntryLo* registers act as the interface between the TLB and the TLBP, TLBR, TLBWI, and TLBWR instructions. *EntryLo0* holds the entries for even pages and *EntryLo1* holds the entries for odd pages.

Software may determine the value of *PABITS* by writing all ones to the *EntryLo0* or *EntryLo1* registers and reading the value back. Bits read as "1" from the PFN field allow software to determine the boundary between the PFN and Fill fields to calculate the value of *PABITS*.

The contents of the *EntryLo0* and *EntryLo1* registers are not defined after an address error exception and some fields may be modified by hardware during the address error exception sequence. Software writes of the *EntryHi* register (via MTC0) do not cause the implicit update of address-related fields in the *BadVAddr* or *Context* registers.

For Release 1 of the Architecture, Figure 9-3 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.5 describes the *EntryLo0* and *EntryLo1* register fields.

For Release 2 of the Architecture, Figure 9-4 shows the format of the *EntryLo0* and *EntryLo1* registers; Table 9.6 describes the *EntryLo0* and *EntryLo1* register fields.

For Release 3 of the Architecture, Figure 9-5 shows the format of the *EntryLo0* and *EntryLo1* registers; Figure 9.8 describes the *EntryLo0* and *EntryLo1* register fields.

Figure 9-3 EntryLo0, EntryLo1 Register Format in Release 1 of the Architecture

31 30	29	5	3	2	1	0
Fill	PFN		С	D	V	G

Table 9.5 EntryLo0, EntryLo1 Register Field Descriptions in Release 1 of the Architecture

Fie	lds				
Name	Bits	Description	Read / Write	Reset State	Compliance
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R	0	Required
PFN	296	Page Frame Number. Corresponds to bits <i>PABITS</i> -112 of the physical address, where <i>PABITS</i> is the width of the physical address in bits. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R/W	Undefined	Required
С	53	Cacheability and Coherency Attribute of the page. See Table 9.9 below.	R/W	Undefined	Required

Table 9.5 EntryLo0, EntryLo1 Register Field Descriptions in Release 1 of the Architecture

Fie	lds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
D	2	"Dirty" bit, indicating that the page is writable. If this bit is a one, stores to the page are permitted. If this bit is a zero, stores to the page cause a TLB Modified exception. Kernel software may use this bit to implement paging algorithms that require knowing which pages have been written. If this bit is always zero when a page is initially mapped, the TLB Modified exception that results on any store to the page can be used to update kernel data structures that indicate that the page was actually written.	R/W	Undefined	Required
V	1	Valid bit, indicating that the TLB entry, and thus the virtual page mapping are valid. If this bit is a one, accesses to the page are permitted. If this bit is a zero, accesses to the page cause a TLB Invalid exception.	R/W	Undefined	Required
G	0	Global bit. On a TLB write, the logical AND of the G bits from both <i>EntryLo0</i> and <i>EntryLo1</i> becomes the G bit in the TLB entry. If the TLB entry G bit is a one, ASID comparisons are ignored during TLB matches. On a read from a TLB entry, the G bits of both <i>EntryLo0</i> and <i>EntryLo1</i> reflect the state of the TLB G bit.	R/W	Undefined	Required (TLB MMU)

### Figure 9-4 EntryLo0, EntryLo1 Register Format in Release 2 of the Architecture



## Table 9.6 EntryLo0, EntryLo1 Register Field Descriptions in Release 2 of the Architecture

Fie	elds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R	0	Required

Table 9.6 EntryLo0, EntryLo1 Register Field Descriptions in Release 2 of the Architecture

Fields  Name Bits			Read /		
		Description	Write	Reset State	Compliance
PFN	296	Page Frame Number. This field contains the physical page number corresponding to the virtual page. If the processor is enabled to support 1KB pages (Config3_{SP} = 1 and PageGrain_{ESP} = 1), the PFN field corresponds to bits 3310 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1KB pages (Config3_{SP} = 0 or PageGrain_{ESP} = 0), the PFN field corresponds to bits 3512 of the physical address. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R/W	Undefined	Required
С	53	The definition of this field is unchanged from Release 1. See Table 9.5 above and Table 9.9 below.	R/W	Undefined	Required
D	2	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required
V	1	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required
G	0	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required (TLB MMU)

Table 9.7 shows the movement of the Fill and PFN fields as a function of 1KB page support enabled, and the value of *PABITS*. Note that in implementations of Release 1 of the Architecture, there is no support for 1KB pages, so only the first row of the table applies to Release 1.

Table 9.7 EntryLo Field Widths as a Function of PABITS

1KB Page		Corresponding Entry	Release 2		
Support Enabled?	PABITS Value	Fill Field	PFN Field	Required?	
No	36 ≥ <i>PABITS</i> > 12	31(30-(36- <i>PABITS</i> )) Example: 3130 if <i>PABITS</i> = 36 317 if <i>PABITS</i> = 13	(29-(36- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 36 66 if <i>PABITS</i> = 13 EntryLo <sub>296</sub> = PA <sub>3512</sub>	No	
Yes	34 ≥ <i>PABITS</i> > 10	31(30-(34- <i>PABITS</i> )) Example: 3130 if <i>PABITS</i> = 34 317 if <i>PABITS</i> = 11	(29-(34- <i>PABITS</i> ))6 Example: 296 if <i>PABITS</i> = 34 66 if <i>PABITS</i> = 11 EntryLo <sub>296</sub> = PA <sub>3310</sub>	Yes	

Figure 9-5 EntryLo0, EntryLo1 Register Format in Release 3 of the Architecture

	31 30	29	5	5 3	2	1	0
F	RI XI	PFN		С	D	V	G

Table 9.8 EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture

Fields  Name Bits			Dood /		
		Description	Read / Write	Reset State	Compliance
Fill	3130	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	The boundaries of this field change as a function of the		Required if RI and XI fields are not imple- mented.
RI	31	Read Inhibit. If this bit is set in a TLB entry, an attempt, other than a MIPS16 PC-relative load, to read data on the virtual page causes a TLB Invalid or a TLBRI exception, even if the V (Valid) bit is set. The RI bit is writable only if the RIE bit of the PageGrain register is set. If the RIE bit of PageGrain is not set, the RI bit of EntryLo0/EntryLo1 is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the Config3 <sub>RXI</sub> or Config3 <sub>SM</sub> register fields.	R/W	0	Required by SmartMIPS ASE; Optional otherwise If not imple- mented, this bit location is part of the Fill field.
XI	30	Execute Inhibit. If this bit is set in a TLB entry, an attempt to fetch an instruction or to load MIPS16 PC-relative data from the virtual page causes a TLB Invalid or a TLBXI exception, even if the V (Valid) bit is set. The XI bit is writable only if the XIE bit of the PageGrain register is set. If the XIE bit of PageGrain is not set, the XI bit of EntryLo0/EntryLo1 is set to zero on any write to the register, regardless of the value written.  This bit is optional and its existence is denoted by the Config3 <sub>RXI</sub> or Config3 <sub>SM</sub> register fields.	R/W	0	Required by SmartMIPS ASE; Optional otherwise If not imple- mented, this bit location is part of the Fill field.
PFN 296		Page Frame Number. This field contains the physical page number corresponding to the virtual page. If the processor is enabled to support 1KB pages (Config3 <sub>SP</sub> = 1 and PageGrain <sub>ESP</sub> = 1), the PFN field corresponds to bits 3310 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for PA <sub>1110</sub> ). If the processor is not enabled to support 1KB pages (Config3 <sub>SP</sub> = 0 or PageGrain <sub>ESP</sub> = 0), the PFN field corresponds to bits 3512 of the physical address. The boundaries of this field change as a function of the value of <i>PABITS</i> . See Table 9.7 for more information.	R/W	Undefined	Required
С	53	The definition of this field is unchanged from Release 1. See Table 9.5 above and Table 9.9 below.	R/W	Undefined	Required
D	2	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required
V	1	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required

Table 9.8 EntryLo0, EntryLo1 Register Field Descriptions in Release 3 of the Architecture

Fie	lds		Read /		
Name	Bits	Description	Write	Reset State	Compliance
G	0	The definition of this field is unchanged from Release 1. See Table 9.5 above.	R/W	Undefined	Required (TLB MMU)

### **Programming Note:**

In implementations of Release 2 of the Architecture (and subsequent releases), the PFN field of both the *EntryLoO* and *EntryLo1* registers must be written with zero and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

Table 9.9 lists the encoding of the C field of the *EntryLo0* and *EntryLo1* registers and the K0 field of the *Config* register. An implementation may choose to implement a subset of the cache coherency attributes shown, but must implement at least encodings 2 and 3 such that software can always depend on these encodings working appropriately. In other cases, the operation of the processor is **UNDEFINED** if software uses a TLB mapping (either for an instruction fetch or for a load/store instruction) which was created with a C field encoding which is RESERVED for the implementation.

Table 9.9 lists the required and optional encodings for the cacheability and coherency attributes.

**Table 9.9 Cacheability and Coherency Attributes** 

C(5:3) Value	Cacheability and Coherency Attributes With Historical Usage	Compliance
0	Available for implementation dependent use	Optional
1	Available for implementation dependent use	Optional
2	Uncached	Required
3	Cacheable	Required
4	Available for implementation dependent use	Optional
5	Available for implementation dependent use	Optional
6	Available for implementation dependent use	Optional
7	Available for implementation dependent use	Optional

# 9.7 Context Register (CP0 Register 4, Select 0)

**Compliance Level:** Required for TLB-based MMUs; Optional otherwise.

The *Context* register is a read/write register containing a pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical translations. During a TLB miss, the operating system loads the TLB with the missing translation from the PTE array. The *Context* register duplicates some of the information provided in the *BadVAddr* register.

If  $Config3_{CTXTC} = 0$  and  $Config3_{SM} = 0$  then the Context register is organized in such a way that the operating system can directly reference a 16-byte structure in memory that describes the mapping. For PTE structures of other sizes, the content of this register can be used by the TLB refill handler after appropriate shifting and masking.

If  $Config3_{CTXTC} = 0$  and  $Config3_{SM} = 0$  then a TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31..13}$  of the virtual address to be written into the BadVPN2 field of the Context register. The PTEBase field is written and used by the operating system.

The *BadVPN2* field of the *Context* register is not defined after an address error exception and this field may be modified by hardware during the address error exception sequence.

Figure 9-6 shows the format of the *Context* Register when *Config3*<sub>CTXTC</sub> =0 and *Config3*<sub>SM</sub> =0; Table 9.10 describes the *Context* register fields Config3<sub>CTXTC</sub> =0 and Config3<sub>SM</sub> =0.

Figure 9-6 Context Register Format when Config3<sub>CTXTC</sub>=0 and Config3<sub>SM</sub>=0

31 23	22 4	3	0
PTEBase	BadVPN2	0	

Table 9.10 Context Register Field Descriptions when Config3<sub>CTXTC</sub>=0 and Config3<sub>SM</sub>=0

Fields			Read /			
Name	Bits	Description	Write	Reset State	Compliance	
PTEBase	3123	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer into the current PTE array in memory.	R/W	Undefined	Required	
BadVPN2	224	This field is written by hardware on a TLB exception. It contains bits $VA_{3113}$ of the virtual address that caused the exception.	R	Undefined	Required	
0	30	Must be written as zero; returns zero on read.	0	0	Reserved	

If  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$  then the pointer implemented by the Context register can point to any power-of-two-sized PTE structure within memory. This allows the TLB refill handler to use the pointer without additional shifting and masking steps. Depending on the value in the ContextConfig register, it may point to an 8-byte pair

of 32-bit PTEs within a single-level page table scheme, or to a first level page directory entry in a two-level lookup scheme.

If  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$  then the a TLB exception (Refill, Invalid, or Modified) causes bits  $VA_{31:31-((X-Y)-1)}$  to be written to a variable range of bits "(X-1):Y" of the Context register, where this range corresponds to the contiguous range of set bits in the ContextConfig register. Bits 31:X are R/W to software, and are unaffected by the exception. Bits Y-1:0 are unaffected by the exception. If X = 23 and Y = 4, i.e. bits 22:4 are set in ContextConfig, the behavior is identical to the standard MIPS32 Context register (bits 22:4 are filled with  $VA_{31:13}$ ). Although the fields have been made variable in size and interpretation, the MIPS32 nomenclature is retained. Bits 31:X are referred to as the PTEBase field, and bits X-1:Y are referred to as BadVPN2.

If  $Config3_{SM} = 1$  then Bits Y-1:0 will always read as 0.

The value of the *Context* register is **UNPREDICTABLE** following a modification of the contents of the *ContextConfig* register.

Figure 9-7 shows the format of the *Context* Register when  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$ ; Table 9.11 describes the *Context* register fields  $Config3_{CTXTC} = 1$  or  $Config3_{SM} = 1$ .

Figure 9-7 Context Register Format when Config3<sub>CTXTC</sub>=1 or Config3<sub>SM</sub>=1

31	X X-1		Y	Y-1	0	
PTEBas	e	BadVPN2		0		

Table 9.11 Context Register Field Descriptions when Config3<sub>CTXTC</sub>=1 or Config3<sub>SM</sub>=1

Fields			Read /	Reset	Complianc
Name	Bits	Description	Write	State	e
PTEBase	Variable, 31:X where X in {310}. May be null.	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer to an array of data structures in memory corresponding to the address region containing the virtual address which caused the exception.	R/W	Undefined	Required
BadVPN2	Variable, (X-1):Y where X in {321} and Y in {310}. May be null.	This field is written by hardware on a TLB exception. It contains bits VA <sub>31:31-((X-Y)-1)</sub> of the virtual address that caused the exception.	R	Undefined	Required
0	Variable, (Y-1):0 where Y in {31:1}. May be null.	Must be written as zero; returns zero on read.	0	0	Reserved

9.7 Context Register (CP0 Register 4, Select 0)



0

# 9.8 ContextConfig Register (CP0 Register 4, Select 1)

**Compliance Level:** *Optional.* 

The ContextConfig register defines the bits of the Context register into which the high order bits of the virtual address causing a TLB exception will be written, and how many bits of that virtual address will be extracted. Bits above the selected field of the Context register are R/W to software and serve as the PTEBase field. Bits below the selected field of the Context register will be unaffected by TLB exceptions.

The field to contain the virtual address index is defined by a single block of contiguous non-zero bits within the *ContextConfig* register's *VirtualIndex* field. Any zero bits to the right of the least significant one bit cause the corresponding *Context* register bits to be unaffected by TLB exceptions. Any zero bits to the left of the most significant one bit cause the corresponding *Context* register bits to be R/W to software and unaffected by TLB exceptions.

If Config3<sub>SM</sub> is set, then any zero bits to the right of the least significant one bit causes the corresponding Context register bits to be read as zero.

It is permissible to implement a subset of the *ContextConfig* register, in which some number of bits are read-only and set to one or zero as appropriate. It is possible for software to determine which bits are implemented by alternately writing all zeroes and all ones to the register, and reading back the resulting values. All implementations of the *ContextConfig* register must allow for the emulation of the MIPS32/microMIPS32 fixed *Context* register configuration.

This paragraph describes restrictions on how the *ContextConfig register* may be programmed. The set bits of *ContextConfig* define the BadVPN2 field within the *Config* register. The BadVPN2 field cannot contain address bits which are used to index a memory location within the even-odd page pairs used by the JTLB entries. This limits the least significant writeable bit within *ContextConfig* to the bits that represents BadVPN2 of the smallest implemented page size. For example, if the smallest implemented page size is 4KB, virtual address bit 13 is the least significant bit of the BadVPN2 field. This example would restrict the least significant writeable bit within *ContextConfig* to be bit 4 (corresponds to virtual address bit 13) or larger. Another example: if 1KB was the smallest implemented page size then the least significant writeable bit within *ContextConfig* would be bit 2 or larger.

A value of all zeroes means that the full 32 bits of the *Context* register are R/W for software and unaffected by TLB exceptions.

The ContextConfig register is optional and its existence is denoted by the Config $3_{CTXTC}$  or Config $3_{SM}$  register fields.

Figure 9.8 shows the formats of the ContextConfig Register; Table 9.12 describes the ContextConfig register fields.



Table 9.12 ContextConfig Register Field Descriptions

Fields			Read /	Reset	Complianc
Name	Bits	Description	Write	State	e
VirtualIndex	31:0	A mask of 0 to 32 contiguous 1 bits in this field causes the corresponding bits of the <i>Context</i> register to be written with the high-order bits of the virtual address causing a TLB exception.  Behavior of the processor is <b>UNDEFINED</b> if non-contiguous 1 bits are written into the register field.	R/W	0x007ffff0	Required

Table 9.13 describes some useful ContextConfig values.

**Table 9.13 Recommended ContextConfig Values** 

Value	Page Table Organization	Page Size	PTE Size	Compliance	
0x007ffff0	Single Level	4K	64 bits/page	REQUIRED	
0x007ffff8	Single Level	2K	32 bits/page	RECOMMENDED	

# 9.9 UserLocal Register (CP0 Register 4, Select 2)

Compliance Level: Recommended.

The *UserLocal* register is a read-write register that is not interpreted by the hardware and conditionally readable via the RDHWR instruction.

If the MIPS® MT ASE is implemented, the *UserLocal* register is instantiated per TC.

This register only exists if the *Config3*<sub>ULRI</sub> register field is set.

Figure 9-9 shows the format of the *UserLocal* register; Table 9.14 describes the *UserLocal* register fields.

### Figure 9-9 UserLocal Register Format



## **Table 9.14 UserLocal Register Field Descriptions**

Fields			Read/			
Name	Bits	Description	Write	Reset State	Compliance	
UserInfor- mation	310	This field contains software information that is not interpreted by the hardware.	R/W	Undefined	Required	

### **Programming Notes**

Privileged software may write this register with arbitrary information and make it accessable to unprivileged software via register 29 (ULR) of the RDHWR instruction. To do so, bit 29 of the *HWREna* register must be set to a 1 to enable unprivileged access to the register. In some operating environments, the *UserLocal* register contains a pointer to a thread-specific storage block that is obtained via the RDHWR register.

# 9.10 PageMask Register (CP0 Register 5, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *PageMask* register is a read/write register used for reading from and writing to the TLB. It holds a comparison mask that sets the variable page size for each TLB entry, as shown in Table 9.16. Figure 9-10 shows the format of the *PageMask* register; Table 9.15 describes the *PageMask* register fields.

### Figure 9-10 PageMask Register Format



## **Table 9.15 PageMask Register Field Descriptions**

Fields Name Bits			Read /		Compliance	
		Description	Write	Reset State		
Mask	2813	The Mask field is a bit mask in which a "1" bit indicates that the corresponding bit of the virtual address should not participate in the TLB match.	R/W	Undefined	Required	
MaskX	1211	In Release 2 of the Architecture (and subsequent releases), the MaskX field is an extension to the Mask field to support 1KB pages with definition and action analogous to that of the Mask field, defined above. If 1KB pages are enabled (Config3 $_{\rm SP}=1$ and PageGrain $_{\rm ESP}=1$ ), these bits are writable and readable, and their values are copied to and from the TLB entry on a TLB write or read, respectively. If 1KB pages are not enabled (Config3 $_{\rm SP}=0$ or PageGrain $_{\rm ESP}=0$ ), these bits are not writable, return zero on read, and the effect on the TLB entry on a write is as if they were written with the value 0b11. In Release 1 of the Architecture, these bits must be written as zero, return zero on read, and have no effect on the virtual address translation.	R/W	0 (See Description)	Required (Release 2)	
0	3129,	Ignored on write; returns zero on read.	R	0	Required	
	100					

Table 9.16 Values for the Mask and MaskX<sup>1</sup> Fields of the PageMask Register

Page Size	Values for Mask field (Isb of value is located at PageMask <sub>13</sub> )	Values for MaskX <sup>1</sup> field
1 KByte	0x0	0x0
4 KByte	0x0	0x3
16 KByte	0x3	0x3
64 KByte	0xF	0x3
256 KByte	0x3F	0x3
1 MByte	0xFF	0x3
4 MByte	0x3FF	0x3
16 MByte	0xFFF	0x3
64 MByte	0x3FFF	0x3
256 MByte	0xFFFF	0x3

<sup>1.</sup> PageMask $_{12..11}$  = PageMask $_{MaskX}$  exists only on implementations of Release 2 of the architecture and are treated as if they had the value 0b11 if 1K pages are not enabled (Config3 $_{SP}$  = 0 or PageGrain $_{ESP}$  = 0).

It is implementation dependent how many of the encodings described in Table 9.16 are implemented. All processors must implement the 4KB page size. If a particular page size encoding is not implemented by a processor, a read of the *PageMask* register must return zeros in all bits that correspond to encodings that are not implemented, thereby potentially returning a value different than that written by software.

Software may determine which page sizes are supported by writing all ones to the *PageMask* register, then reading the value back. If a pair of bits reads back as ones, the processor implements that page size. The operation of the processor is **UNDEFINED** if software loads the *Mask* field with a value other than one of those listed in Table 9.16, even if the hardware returns a different value on read. Hardware may depend on this requirement in implementing hardware structures

#### **Programming Note:**

In implementations of Release 2 (and subsequent releases) of the Architecture, the *MaskX* field of the *PageMask* register must be written with 0b11 and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

# 9.11 PageGrain Register (CP0 Register 5, Select 1)

**Compliance Level:** *Required* for implementations of Release 2 (and subsequent releases) of the Architecture that include TLB-based MMUs and support 1KB pages, the XI/RI TLB protection bits; *Required* for SmartMIPS<sup>TM</sup> ASE; otherwise *Optional*.

The *PageGrain* register is a read/write register used for enabling 1KB page support, the XI/RI TLB protection bits. The *PageGrain* register is present in both the SmartMIPS<sup>TM</sup> ASE, and in Release 2 (and subsequent releases) of the Architecture. As such, the description below only describes the fields relevant to Release 2 of the Architecture. In implementations of both Release 2 of the Architecture and the SmartMIPS<sup>TM</sup> ASE, the ASE definitions take precedence. Figure 9-11 shows the format of the *PageGrain* register; Table 9.17 describes the *PageGrain* register fields.

Figure 9-11 PageGrain Register Format

3	31	30	29	28	27	26	13	12 8	7	0
R	1141.2	XIE	ELPA	ESP	IEC	0		ASE	0	

**Table 9.17 PageGrain Register Field Descriptions** 

Fields  Name Bits		Description		Read / Write		
					Reset State	Compliance
RIE	31	Read Inhibit En	Read Inhibit Enable.		0	Required by
		Encoding	Meaning	or R		SmartMIPS ASE;
		0	RI bit of the EntryLo0 and EntryLo1 registers is disabled and not writeable by software.			Optional otherwise
		1	RI bit of the EntryLo0 and EntryLo1 registers is enabled.			
		by either the SN If this bit is not	onal. The existence of this bit is denoted on RXI bits within the <i>Config3</i> register. settable then the RI bit within the ters is not implemented.			

**Table 9.17 PageGrain Register Field Descriptions** 

Fiel	ds					
Name	Bits		Description	Read / Write	Reset State	Compliance
XIE	30	30 Execute Inhibit Enable.		R/W	0	Required by
		Encoding	Meaning	or R		SmartMIPS ASE;
		0	XI bit of the EntryLo0 and EntryLo1 registers is disabled and not writeable by software.			Optional otherwise
		1	XI bit of the EntryLo0 and EntryLo1 registers is enabled.			
		by either the SN If this bit is not	onal. The existence of this bit is denoted of or RXI bits within the <i>Config3</i> register. settable then the XI bit within the ters is not implemented.			
ASE	128	ASE and are no the Architecture	e control features of the SmartMIPS <sup>TM</sup> t used in implementations of Release 2 of e unless such an implementation also SmartMIPS <sup>TM</sup> ASE.	0	0	Required
ELPA	29	MIPS64 proces	support for large physical addresses in sors; not used by MIPS32 processors. red on write and returns zero on read.	R	0	Required
ESP	28	Enables suppor	t for 1KB pages.	R/W	0	Required
		Encoding	Meaning			
		0	1KB page support is not enabled			
		1	1KB page support is enabled			
		<ul> <li>If this bit is a 1, the following changes occur to coprocessor 0 registers:</li> <li>The PFN field of the <i>EntryLo0</i> and <i>EntryLo1</i> registers holds the physical address down to bit 10 (the field is shifted left by 2 bits from the Release 1 definition)</li> <li>The MaskX field of the <i>PageMask</i> register is writable and is concatenated to the right of the Mask field to form the "don't care" mask for the TLB entry.</li> <li>The VPN2X field of the <i>EntryHi</i> register is writable and bits 1211 of the virtual address.</li> <li>The virtual address translation algorithm is modified to reflect the smaller page size.</li> <li>If Config3<sub>SP</sub> = 0, 1KB pages are not implemented, and this bit is ignored on write and returns zero on read.</li> </ul>				

**Table 9.17 PageGrain Register Field Descriptions** 

Fields				Read /		
Name	Bits	-	Description	Write	Reset State	Compliance
IEC	IEC 27 Enables unique exception codes for the Read-Inhibit and Execute-Inhibit exceptions.		R/W	0	Required	
		Encoding	Meaning			
		0	Read-Inhbit and Execute-Inhibit exceptions both use the TLBL exception code.			
		1	Read-Inhibit exceptions use the TLBRI exception code. Execute-Inhibit exceptions use the TLBXI exception code			
		this bit is ignor	ations which follow the SmartMIPS ASE, ed by the hardware, meaning the d Execute-Inhibit exceptions can only exception code.			
0	2613, 70	Must be writter	as zero; returns zero on read.	0	0	Reserved

In implementations of Release 2 (and subsequent releases) of the Architecture, the following fields must be written with the specified values, and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

Field	Required Value
EntryLo0 <sub>PFN</sub> , EntryLo1 <sub>PFN</sub>	0
EntryLo0 <sub>PFNX</sub> , EntryLo1 <sub>PFNX</sub>	0
PageMask <sub>MaskX</sub>	0b11
EntryHi <sub>VPN2X</sub>	0

Note also that if *PageGrain* is changed, a hazard may be created between the instruction that writes *PageGrain* and a subsequent CACHE instruction. This hazard must be cleared using the EHB instruction.

# 9.12 Wired Register (CP0 Register 6, Select 0)

Compliance Level: Required for TLB-based MMUs; Optional otherwise.

The *Wired* register is a read/write register that specifies the boundary between the wired and random entries in the TLB as shown in Figure 9-12.

Wired Register 10 Entry 10

Figure 9-12 Wired And Random Entries In The TLB

The width of the *Wired* field is calculated in the same manner as that described for the *Index* register. *Wired* entries are fixed, non-replaceable entries which are not overwritten by a TLBWR instruction. *Wired* entries can be overwritten by a TLBWI instruction.

The *Wired* register is set to zero by a Reset Exception. Writing the *Wired* register causes the *Random* register to reset to its upper bound.

The operation of the processor is **UNDEFINED** if a value greater than or equal to the number of TLB entries is written to the *Wired* register.

Figure 9-12 shows the format of the Wired register; Table 9.18 describes the Wired register fields.

31 n n-1 0 Wired

Figure 9-13 Wired Register Format

# **Table 9.18 Wired Register Field Descriptions**

Fields			Read/			
Name	Bits	Description	Write	Reset State	Compliance	
0	31n	Must be written as zero; returns zero on read.	0	0	Reserved	
Wired	n-10	TLB wired boundary	R/W	0	Required	

# 9.13 HWREna Register (CP0 Register 7, Select 0)

Compliance Level: Required (Release 2).

The *HWREna* register contains a bit mask that determines which hardware registers are accessible via the RDHWR instruction when that instruction is executed in a mode in which coprocessor 0 is not enabled.

Figure 9-14 shows the format of the HWREna Register; Table 9.19 describes the HWREna register fields.

### Figure 9-14 HWREna Register Format



### **Table 9.19 HWREna Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
3130	Impl	These bits enable access to the implementation-dependent hardware registers 31 and 30.	R/W	0	Optional - Reserved for Implementations
		If a register is not implemented, the corresponding bit returns a zero and is ignored on write.			
		If a register is implemented, access to that register is enabled if the corresponding bit in this field is a 1 and disabled if the corresponding bit is a 0.			
Mask	290	Each bit in this field enables access by the RDHWR instruction to a particular hardware register (which may not be an actual register).	R/W	0	Required
		If RDHWR register 'n' is not implemented, bit 'n' of this field returns a zero and is ignored on a write.			
		If RDHWR register 'n' is implemented, access to the register is enabled if bit 'n' in this field is a 1 and disabled if bit 'n' of this field is a 0.  See the RDHWR instruction for a list of valid hardware registers.			
		Table 9.20 lists the RDHWR registers, and register number 'n' corresponds to bit 'n' in this field.			

**Table 9.20 RDHWR Register Numbers** 

Register Number	Mnemonic		Description	Compliance				
0	CPUNum		Number of the CPU on which the program is currently running. This register provides read access to the coprocessor 0 EBase <sub>CPUNum</sub> field.					
1	SYNCI_Step	tion's description for value should be zer chronize (either bec tracks writes to the	ddress step size to be used with the SYNCI instruction. See that instruction's description for the use of this value. In the typical implementation, this alue should be zero if there are no caches in the system which must be synthematically either because there are no caches, or because the instruction cache acks writes to the data cache). In other cases, the return value should be the mallest line size of the caches that must be synchronize.					
2	CC		High-resolution cycle counter. This register provides read access to the coprocessor 0 <i>Count</i> Register.					
	CCRes		Resolution of the CC register. This value denotes the number of cycles between update of the register. For example:					
		CCRes Value	Meaning					
3		1	CC register increments every CPU cycle					
		2	CC register increments every second CPU cycle					
		3	CC register increments every third CPU cycle					
			etc.					
4-28			bers are reserved for future architecture use. Access d Instruction Exception.	Reserved				
29	ULR	UserLocal register,	User Local Register. This register provides read access to the coprocessor 0  UserLocal register, if it is implemented. In some operating environments, the UserLocal register is a pointer to a thread-specific storage block.					
30-31			pers are reserved for implementation-dependent use. I ented, access results in a Reserved Instruction Except					

Using the *HWREna* register, privileged software may select which of the hardware registers are accessible via the RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Exception, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide direct access to the *Count* register, access to that register may be individually disabled and the return value can be virtualized by the operating system.

Software may determine which registers are implemented by writing all ones to the *HWREna* register, then reading the value back. If a bit reads back as a one, the processor implements that hardware register.

### 9.14 BadVAddr Register (CP0 Register 8, Select 0)

#### Compliance Level: Required.

The BadVAddr register is a read-only register that captures the most recent virtual address that caused one of the following exceptions:

- Address error (AdEL or AdES)
- TLB Refill
- TLB Invalid (TLBL, TLBS)
- · TLB Modified

The *BadVAddr* register does not capture address information for cache or bus errors, or for Watch exceptions, since none is an addressing error.

Figure 9-15 shows the format of the BadVAddr register; Table 9.21 describes the BadVAddr register fields.

### Figure 9-15 BadVAddr Register Format



### **Table 9.21 BadVAddr Register Field Descriptions**

Fields			Read/W		
Name	Bits	Description	rite	Reset State	Compliance
BadVAddr	310	Bad virtual address	R	Undefined	Required

# 9.15 Count Register (CP0 Register 9, Select 0)

**Compliance Level:** Required.

The *Count* register acts as a timer, incrementing at a constant rate, whether or not an instruction is executed, retired, or any forward progress is made through the pipeline. The rate at which the counter increments is implementation dependent, and is a function of the pipeline clock of the processor, not the issue width of the processor.

The *Count* register can be written for functional or diagnostic purposes, including at reset or to synchronize processors.

The Count register can also be read via RDHWR register 2.

Figure 9-16 shows the format of the Count register; Table 9.22 describes the Count register fields.

#### Figure 9-16 Count Register Format



### **Table 9.22 Count Register Field Descriptions**

Fields			Read/W		
Name	Bits	Description	rite	Reset State	Compliance
Count	310	Interval counter	R/W	Undefined	Required

# 9.16 Reserved for Implementations (CP0 Register 9, Selects 6 and 7)

Compliance Level: Implementation Dependent.

CP0 register 9, Selects 6 and 7 are reserved for implementation dependent use and are not defined by the architecture.

# 9.17 EntryHi Register (CP0 Register 10, Select 0)

**Compliance Level:** Required for TLB-based MMU; Optional otherwise.

The EntryHi register contains the virtual address match information used for TLB read, write, and access operations.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31..13}$  of the virtual address to be written into the VPN2 field of the EntryHi register. An implementation of Release 2 of the Architecture which supports 1KB pages also writes  $VA_{12..11}$  into the VPN2X field of the EntryHi register. A TLBR instruction writes the EntryHi register with the corresponding fields from the selected TLB entry. The ASID field is written by software with the current address space identifier value and is used during the TLB comparison process to determine TLB match.

Because the ASID field is overwritten by a TLBR instruction, software must save and restore the value of ASID around use of the TLBR. This is especially important in TLB Invalid and TLB Modified exceptions, and in other memory management software.

The VPNX2 and VPN2 fields of the EntryHi register are not defined after an address error exception and these fields may be modified by hardware during the address error exception sequence. Software writes of the EntryHi register (via MTC0) do not cause the implicit write of address-related fields in the BadVAddr or Context registers.

Figure 9-17 shows the format of the EntryHi register; Table 9.23 describes the EntryHi register fields.

### Figure 9-17 EntryHi Register Format



#### Table 9.23 EntryHi Register Field Descriptions

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
VPN2	3113	VA <sub>3113</sub> of the virtual address (virtual page number / 2). This field is written by hardware on a TLB exception or on a TLB read, and is written by software before a TLB write.	R/W	Undefined	Required
VPN2X	1211	In Release 2 of the Architecture (and subsequent releases), the VPN2X field is an extension to the VPN2 field to support 1KB pages. These bits are not writable by either hardware or software unless $Config3_{SP}=1$ and $PageGrain_{ESP}=1$ . If enabled for write, this field contains $VA_{1211}$ of the virtual address and is written by hardware on a TLB exception or on a TLB read, and is by software before a TLB write. If writes are not enabled, and in implementations of Release 1 of the Architecture, this field must be written with zero and returns zeros on read.	R/W	0	Required (Release 2 and 1KB Page Sup- port)
0	108	Must be written as zero; returns zero on read.	0	0	Reserved

Table 9.23 EntryHi Register Field Descriptions

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
ASID	70	Address space identifier. This field is written by hardware on a TLB read and by software to establish the current ASID value for TLB write and against which TLB references match each entry's TLB ASID field.	R/W	Undefined	Required (TLB MMU)

In implementations of Release 2 (and subsequent releases) of the Architecture, the VPN2X field of the *EntryHi* register must be written with zero and the TLB must be flushed before each instance in which the value of the *PageGrain* register is changed. This operation must be carried out while running in an unmapped address space. The operation of the processor is **UNDEFINED** if this sequence is not done.

# 9.18 Compare Register (CP0 Register 11, Select 0)

#### Compliance Level: Required.

The *Compare* register acts in conjunction with the *Count* register to implement a timer and timer interrupt function. The *Compare* register maintains a stable value and does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, an interrupt request is made. In Release 1 of the architecture, this request is combined in an implementation-dependent way with hardware interrupt 5 to set interrupt bit IP(7) in the *Cause* register. In Release 2 (and subsequent releases) of the Architecture, the presence of the interrupt is visible to software via the Cause<sub>TI</sub> bit and is combined in an implementation-dependent way with a hardware or software interrupt. For Vectored Interrupt Mode, the interrupt is at the level specified by the IntCtl<sub>IPTI</sub> field.

For diagnostic purposes, the *Compare* register is a read/write register. In normal use however, the *Compare* register is write-only. Writing a value to the *Compare* register, as a side effect, clears the timer interrupt. Figure 9-18 shows the format of the *Compare* register; Table 9.24 describes the *Compare* register fields.

#### Figure 9-18 Compare Register Format



### **Table 9.24 Compare Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Compare	310	Interval count compare value	R/W	Undefined	Required

#### **Programming Note:**

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the *Compare* register is written. See 6.1.2.1 "Software Hazards and the Interrupt System" on page 54.

# 9.19 Reserved for Implementations (CP0 Register 11, Selects 6 and 7)

**Compliance Level:** *Implementation Dependent.* 

CP0 register 11, Selects 6 and 7 are reserved for implementation dependent use and are not defined by the architecture.


# 9.20 Status Register (CP Register 12, Select 0)

#### Compliance Level: Required.

The *Status* register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Fields of this register combine to create operating modes for the processor. Refer to "MIPS32 and microMIPS32 Operating Modes" on page 19 for a discussion of operating modes, and "Interrupts" on page 43 for a discussion of interrupt modes.

Figure 9-19 shows the format of the Status register; Table 9.25 describes the Status register fields.

#### Figure 9-19 Status Register Format



### **Table 9.25 Status Register Field Descriptions**

Field	ds			Read /	Poset	Reset
Name	Bits		Description	Write	State	Compliance
CU (CU3 CU0)	3128	3128 Controls access to coprocessors 3, 2, 1, and 0, respectively:		R/W	Undefined	Required for all implemented
		Encoding	Meaning			coprocessors
		0	Access not allowed			
		1	Access allowed			
		running in Kern the state of the of In Release 2 (ar ture, and for 64 Architecture, ex including those controlled by th is reserved for f If there is no pro	s always usable when the processor is el Mode or Debug Mode, independent of CU <sub>0</sub> bit.  Ind subsequent releases) of the Architectit implementations of Release 1 of the accution of all floating point instructions, encoded with the COP1X opcode, is e CU1 enable. CU3 is no longer used and auture use by the Architecture.  Devision for connecting a coprocessor, the CU bit must be ignored on write and read			
RP	27	The specific operation dependent.  If this bit is not and read as zero	d power mode on some implementations. eration of this bit is implementation implemented, it must be ignored on write b. If this bit is implemented, the reset state that the processor starts at full perfor-	R/W	0	Optional

120MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

**Table 9.25 Status Register Field Descriptions (Continued)** 

Field	ds			D. 1/		
Name	Bits		Description	Read / Write	Reset State	Compliance
FR	26	sors could impl Release 2 of the both 32-bit and floating point up	the Architecture, only MIPS64 procesement a 64-bit floating point unit. In Architecture (and subsequent releases), 64-bit processors can implement a 64-bit nit. This bit is used to control the floating node for 64-bit floating point units:	R/W	Undefined	Required
		Encoding	Meaning			
		0	Floating point registers can contain any 32-bit datatype. 64-bit datatypes are stored in even-odd pairs of registers.			
		1	Floating point registers can contain any datatype			
		the following of No floating p In a MIPS32 Architecture In an implem (and subseque point unit is a Certain combin operations can be see "64-bit FPI these combinations when software to the see "64-bit FPI these combinations of the see "64-bit FPI these combinations" of the see "64-bit FPI these combinations of the see "64-bit FPI these combinations" of the see "64-bit FPI these combinations of the see "64-bit FPI these combinations" of the see "64-bit FPI these combinations of the see "64-bit FPI these combinations" of the see "64-bit FPI these combin	coint unit is implemented implementation of Release 1 of the mentation of Release 2 of the Architecture ent releases) in which a 64-bit floating mot implemented ations of the FR bit and other state or cause UNPREDICTABLE behavior. R Enable" on page 20 for a discussion of			
RE	25		reverse-endian memory references while running in user mode:	R/W	Undefined	Optional
		Encoding	Meaning			
		0	User mode uses configured endianness			
		1	User mode uses reversed endianness			
		Mode reference	Mode nor Kernel Mode nor Supervisor are affected by the state of this bit. implemented, it must be ignored on write o.			

**Table 9.25 Status Register Field Descriptions (Continued)** 

Field	ds			Dood /	Danet				
Name	Bits		Description	Read / Write	Reset State	Compliance			
MX	24	on processors in ther the MDMX	to MDMX <sup>TM</sup> and MIPS® DSP resources mplementing one of these ASEs. If nei-K nor the MIPS DSP ASE is implemust be ignored on write and read as	R if the processor implements neither the	0 if the processor implements neither the	Optional			
		Encoding	Meaning	MDMX MDMX nor the					
		0	Access not allowed	MIPS DSP	MIPS DSP				
		1	Access allowed	ASEs; otherwise R/W	ASEs; oth- erwise Undefined	erwise	erwise	erwise	
BEV	22	Controls the location of exception vectors:		R/W	1	Required			
	Encoding		Meaning						
		0	Normal						
		1	Bootstrap						
		See "Exception details.	Vector Locations" on page 57 for						
TS <sup>1</sup>	21	entries. It is impleted to implement the condition occur access to the TI (and subseque may only be redetection occur exception and sequence detection occur exception and sequence acception and sequence acception if the condition is caused be whether hardware to the TI is in the condition in the condition is caused be whether hardware sequence acception is caused be whether hardware sequence acception is caused be whether hardware sequence acceptance accepta	Indicates that the TLB has detected a match on multiple entries. It is implementation dependent whether this detection occurs at all, on a write to the TLB, or an access to the TLB. In Release 2 of the Architecture (and subsequent releases), multiple TLB matches may only be reported on a TLB write. When such a detection occurs, the processor initiates a machine check exception and sets this bit. It is implementation dependent whether this condition can be corrected by software. If the condition can be corrected, this bit should be cleared by software before resuming normal operation. See "TLB Initialization" on page 31 for a discussion of software TLB initialization used to avoid a machine check exception during processor initialization. If this bit is not implemented, it must be ignored on write and read as zero.  Software should not write a 1 to this bit when its value is a 0, thereby causing a 0-to-1 transition. If such a transition is caused by software, it is UNPREDICTABLE whether hardware ignores the write, accepts the write with no side effects, or accepts the write and initiates a		0	Required if the processor detects and reports a match on multiple TLB entries			

**Table 9.25 Status Register Field Descriptions (Continued)** 

Field	ds			D 1./	<b>D</b>	
Name	Bits		Description	Read / Write	Reset State	Compliance
SR	20	Indicates that th tor was due to a	e entry through the reset exception vec- Soft Reset:	R/W	1 for Soft Reset; 0	Required if Soft Reset is imple-
		Encoding	Meaning		otherwise	mented
		0	Not Soft Reset (NMI or Reset)			
		1	Soft Reset			
		write and read a Software should a 0, thereby cau tion is caused by	implemented, it must be ignored on as zero. If not write a 1 to this bit when its value is sing a 0-to-1 transition. If such a transity software, it is <b>UNPREDICTABLE</b> are ignores or accepts the write.			
NMI	19		ndicates that the entry through the reset exception vec- or was due to an NMI exception:		1 for NMI; 0 otherwise	Required if NMI is implemented
		Encoding	Meaning			
		0	Not NMI (Soft Reset or Reset)			
		1	NMI			
		write and read a Software should a 0, thereby cau tion is caused by	implemented, it must be ignored on as zero. In not write a 1 to this bit when its value is sing a 0-to-1 transition. If such a transity software, it is <b>UNPREDICTABLE</b> are ignores or accepts the write.			
ASE	18	If MCU ASE is	ved for the MCU ASE. not implemented, then this bit must be returns zero on read.	0 if MCU ASE is not imple- mented	0 if MCU ASE is not imple- mented	Required for MCU ASE; Otherwise Reserved
Impl	1716	defined by the a	mplementation dependent and are not rchitecture. If they are not implemented, nored on write and read as zero.		Undefined	Optional
IM7IM2	1510	hardware interru	Interrupt Mask: Controls the enabling of each of the hardware interrupts. Refer to "Interrupts" on page 43 for a complete discussion of enabled interrupts.		Undefined	Required
		Encoding Meaning				
		0	Interrupt request disabled			
		1 Interrupt request enabled				
	In implementations of Release 2 of the Architecture in which EIC interrupt mode is enabled (Config3 <sub>VEIC</sub> = 1), these bits take on a different meaning and are interpreted as the IPL field, described below.					

**Table 9.25 Status Register Field Descriptions (Continued)** 

Field	ds			D. 1/		
Name	Bits	-	Description	Read / Write	Reset State	Compliance
IPL	1510	subsequent rele enabled (Config (063) value of naled only if the If EIC interrupt these bits take of	by Level.  cons of Release 2 of the Architecture (and ases) in which EIC interrupt mode is considered as a serious structure (and as a serious properties). This field is the encoded the current IPL. An interrupt will be significant to the serious properties and the current interpreted and are interpreted as a different meaning and are interpreted above.	R/W	Undefined	Optional (Release 2 and EIC interrupt mode only)
IM1IM0	98	ware interrupts.	Controls the enabling of each of the soft- Refer to "Interrupts" on page 43 for a ssion of enabled interrupts.	R/W	Undefined	Required
		Encoding	Meaning			
		0	Interrupt request disabled			
		1	Interrupt request enabled			
		which EIC inter	ions of Release 2 of the Architecture in trupt mode is enabled (Config $3_{VEIC} = 1$ ), ritable, but have no effect on the interrupt			
0	,23,7:5	Must be written	as zero; returns zero on reads	R	0	Reserved
KSU	43	field denotes the See "MIPS32 a	ode is implemented, the encoding of this e base operating mode of the processor. In microMIPS32 Operating Modes" on all discussion of operating modes. The stield is:	R/W	Undefined	Required if Supervisor Mode is imple- mented; Optional other- wise
		Encoding	Meaning			wise
		0b00	Base mode is Kernel Mode			
		0b01	Base mode is Supervisor Mode			
		0b10	Base mode is User Mode			
		0b11	Reserved. The operation of the processor is <b>UNDEFINED</b> if this value is written to the KSU field			
		Note: This field described below	overlaps the UM and R0 fields,			

**Table 9.25 Status Register Field Descriptions (Continued)** 

Field	ds			5	<b>D</b>	
Name	Bits		Description	Read / Write	Reset State	Compliance
UM	4	the base operati	lode is not implemented, this bit denotes ng mode of the processor. See "MIPS32 32 Operating Modes" on page 19 for a of operating modes. The encoding of this	R/W	Undefined	Required
		Encoding	Meaning			
		0	Base mode is Kernel Mode			
		1	Base mode is User Mode			
		Note: This bit o	verlaps the KSU field, described above.			
R0	3	reserved. This because it is a reserved. This bit of the reserved. This bit of the reserved.	lode is not implemented, this bit is bit must be ignored on write and read as everlaps the KSU field, described above.	R	0	Reserved
ERL	2		t by the processor when a Reset, Soft Cache Error exception are taken.	R/W	1	Required
		Encoding	Meaning			
		0	Normal level			
		1	Error level			
		Hardware and     The ERET in in ErrorEPC     Segment kuse uncached reg kuseg Segme allows main in cache errors.     UNDEFINE	et:  or is running in kernel mode d software interrupts are disabled struction will use the return address held instead of EPC eg is treated as an unmapped and ion. See "Address Translation for the nt when Status <sub>ERL</sub> = 1" on page 29. This memory to be accessed in the presence of The operation of the processor is  D if the ERL bit is set while the proces- ng instructions from kuseg.			

**Table 9.25 Status Register Field Descriptions (Continued)** 

Fiel	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
EXL	1	_	el; Set by the processor when any excep- Reset, Soft Reset, NMI or Cache Error iken.	R/W	Undefined	Required
		Encoding	Meaning			
		0	Normal level			
		1	Exception level			
ĪĒ	0	<ul> <li>Hardware an</li> <li>TLB Refill entor instead of</li> <li>EPC, Cause Release 2 of updated if an</li> </ul>	or is running in Kernel Mode d software interrupts are disabled. exceptions use the general exception vec- f the TLB Refill vector. End and SRSCtl (implementations of the Architecture only) will not be other exception is taken e: Acts as the master enable for software	R/W	Undefined	Required
IL.		and hardware in		IC/ VV	Ondenned	Required
		Encoding	Meaning			
		0	Interrupts are disabled			
		1	Interrupts are enabled			
			the Architecture (and subsequent it may be modified separately via the DI ons.			

<sup>1.</sup> The TS bit originally indicated a "TLB Shutdown" condition in which circuits detected multiple TLB matches and shutdown the TLB to prevent physical damage. In newer designs, multiple TLB matches do not cause physical damage to the TLB structure, so the TS bit retains its name, but is simply an indicator to the machine check exception handler that multiple TLB matches were detected and reported by the processor.

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the *IM*, *IPL*, *ERL*, *EXL*, or *IE* fields of the *Status* register are written. See "Software Hazards and the Interrupt System" on page 54.

# 9.21 IntCtl Register (CP0 Register 12, Select 1)

Compliance Level: Required (Release 2).

The *IntCtl* register controls the expanded interrupt capability added in Release 2 of the Architecture, including vectored interrupts and support for an external interrupt controller. This register does not exist in implementations of Release 1 of the Architecture.

Figure 9-20 shows the format of the IntCtl register; Table 9.26 describes the IntCtl register fields.

Figure 9-20 IntCtl Register Format

31	29	28 26	25 2	3 22	14	13	10	9	5	4	0	
IPT	I	IPPCI	IPFDC		MCU ASE		0000		VS		0	

### **Table 9.26 IntCtl Register Field Descriptions**

Fie	elds					Read /	Reset	
Name	Bits			Descrip	tion	Write	State	Compliance
IPTI	IPTI 3129 For Interrupt Compatibility and Vectored Interrupt modes, this field specifies the IP number to which the Timer Interrupt request is merged, and allows software to determine whether to consider Cause <sub>TI</sub> for a potential interrupt.					R	Preset or Externally Set	Required
			Encoding	IP bit	Hardware Interrupt Source			
			2	2	HW0			
			3	3	HW1			
			4	4	HW2			
			5	5	HW3			
			6	6	HW4			
			7	7	HW5			
		na er	al Interrupt Cont habled. The exte	roller Mode i rnal interrupt	REDICTABLE if Exters both implemented and controller is expected to at interrupt mode.			

**Table 9.26 IntCtl Register Field Descriptions (Continued)** 

Fie	lds								
Name	Bits			Descrip	tion	Read / Write	Reset State	Complianc	
IPPCI	2826	m Pe all	odes, this field serformance Cou	specifies the I nter Interrupt determine w	d Vectored Interrupt P number to which the request is merged, and whether to consider upt.	R	Preset or Externally Set	Optional (Performance Counters Implemented)	
			Encoding	IP bit	Hardware Interrupt Source				
			2	2	HW0				
			3	3	HW1				
			4	4	HW2				
			5	5	HW3				
			6	6	HW4				
			7	7	HW5				
IPFDC	2523	m Fa all	odes, this field s ast Debug Chan	specifies the I nel Interrupt i determine w	d Vectored Interrupt P number to which the request is merged, and whether to consider upt.	R	Preset or Externally Set	Optional (EJTAG Fast Debug Char nel Imple- mented)	
			Encoding	IP bit	Hardware Interrupt Source				
			2	2	HW0				
			3	3	HW1				
			4	4	HW2				
			5	5	HW3				
			6	6	HW4				
			7	7	HW5				
		na en pr If	al Interrupt Contabled. The exterior covide this information.	roller Mode i rnal interrupt mation for tha	REDICTABLE if Exters both implemented and controller is expected to at interrupt mode.				

Table 9.26 IntCtl Register Field Descriptions (Continued)

Fie	ds					51	
Name	Bits	_	Description	n	Read / Write	Reset State	Compliance
MCU ASE	2214	These bits are rese	rved for the Mi	croController ASE.	0	0	Reserved
		If that ASE is not returns zero on rea	-	ust be written as zero	;		
0	10	Must be written as	zero; returns ze	ero on read.	0	0	Reserved
VS	95		nfig3 <sub>VInt</sub> or Corng between vect	inpts are implemented ifig3 <sub>VEIC</sub> ), this field ored interrupts.	R/W	0	Optional
		Encoding	(hex)	(decimal)			
		0x00	0x000	0			
		0x01	0x020	32			
		0x02	0x040	64			
		0x04	0x080	128			
		0x08	0x100	256			
		0x10	0x200	512			
		All other values ar cessor is <b>UNDEF</b> ! this field. If neither EIC inte mented (Config3 <sub>V</sub> field is ignored on	<b>INED</b> if a reserve $\frac{1}{1}$ if a reserve $\frac{1}{1}$ rupt mode nor $\frac{1}{1}$ and $\frac{1}{1}$ corrections $\frac{1}{1}$ and $\frac{1}{1}$ corrections $\frac{1}{1}$ and $\frac{1}{1}$ and $\frac{1}{1}$				
0	40	Must be written as	zero; returns ze	ero on read.	0	0	Reserved

# 9.22 SRSCtl Register (CP0 Register 12, Select 2)

Compliance Level: Required (Release 2).

The SRSCt/register controls the operation of GPR shadow sets in the processor. This register does not exist in implementations of the architecture prior to Release 2.

Figure 9-21 shows the format of the SRSCt/ register; Table 9.27 describes the SRSCt/ register fields.

### Figure 9-21 SRSCtl Register Format

31 30	29	26	25	22	21 18	17 16	15	12	11	10	9		6	5	4	3		0
0 00		HSS		0 00 00	EICSS	0 00		ESS		0		PSS		0	0		CSS	

### **Table 9.27 SRSCtl Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	3130	Must be written as zeros; returns zero on read.	0	0	Reserved
HSS	2926	Highest Shadow Set. This field contains the highest shadow set number that is implemented by this processor. A value of zero in this field indicates that only the normal GPRs are implemented. A non-zero value in this field indicates that the implemented shadow sets are numbered 0n, where n is the value of the field. The value in this field also represents the highest value that can be written to the ESS, EICSS, PSS, and CSS fields of this register, or to any of the fields of the SRSMap register. The operation of the processor is UNDEFINED if a value larger than the one in this field is written to any of these other values.	R	Preset	Required
0	2522	Must be written as zeros; returns zero on read.	0	0	Reserved
EICSS	2118	EIC interrupt mode shadow set. If Config3 <sub>VEIC</sub> is 1 (EIC interrupt mode is enabled), this field is loaded from the external interrupt controller for each interrupt request and is used in place of the <i>SRSMap</i> register to select the current shadow set for the interrupt.  See "External Interrupt Controller Mode" on page 50 for a discussion of EIC interrupt mode. If Config3 <sub>VEIC</sub> is 0, this field must be written as zero, and returns zero on read.	R	Undefined	Required (EIC inter- rupt mode only)
0	1716	Must be written as zeros; returns zero on read.	0	0	Reserved

**Table 9.27 SRSCtl Register Field Descriptions (Continued)** 

Fie	lds		D1/	Danet	
Name	Bits	Description	Read / Write	Reset State	Compliance
ESS	1512	Exception Shadow Set. This field specifies the shadow set to use on entry to Kernel Mode caused by any exception other than a vectored interrupt.  The operation of the processor is <b>UNDEFINED</b> if software writes a value into this field that is greater than the value in the HSS field.	R/W	0	Required
0	1110	Must be written as zeros; returns zero on read.	0	0	Reserved
PSS	96	Previous Shadow Set. If GPR shadow registers are implemented, and with the exclusions noted in the next paragraph, this field is copied from the CSS field when an exception or interrupt occurs. An ERET instruction copies this value back into the CSS field if Status_{BEV} = 0. This field is not updated on any exception which sets Status_{ERL} to 1 (i.e., NMI or cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with Status_{EXL} = 1, or Status_{BEV} = 1. The operation of the processor is <b>UNDEFINED</b> if software writes a value into this field that is greater than the value in the HSS field.	R/W	0	Required
0	54	Must be written as zeros; returns zero on read.	0	0	Reserved
CSS	30	Current Shadow Set. If GPR shadow registers are implemented, this field is the number of the current GPR set. With the exclusions noted in the next paragraph, this field is updated with a new value on any interrupt or exception, and restored from the <i>PSS</i> field on an ERET. Table 9.28 describes the various sources from which the <i>CSS</i> field is updated on an exception or interrupt. This field is not updated on any exception which sets Status <sub>ERL</sub> to 1 (i.e., NMI or cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with Status <sub>EXL</sub> = 1, or Status <sub>BEV</sub> = 1. Neither is it updated on an ERET with Status <sub>ERL</sub> = 1 or Status <sub>BEV</sub> = 1. The value of <i>CSS</i> can be changed directly by software only by writing the <i>PSS</i> field and executing an ERET instruction.	R	0	Required

Table 9.28 Sources for new  $SRSCtl_{CSS}$  on an Exception or Interrupt

Exception Type	Condition	SRSCtl <sub>CSS</sub> Source	Comment
Exception	All	SRSCtl <sub>ESS</sub>	

Table 9.28 Sources for new SRSCtl<sub>CSS</sub> on an Exception or Interrupt

Exception Type	Condition	SRSCtl <sub>CSS</sub> Source	Comment		
Non-Vectored Interrupt	Cause <sub>IV</sub> = 0	SRSCtl <sub>ESS</sub>	Treat as exception		
Vectored Interrupt	$\begin{aligned} & Cause_{IV} = 1 \text{ and} \\ & Config3_{VEIC} = 0 \text{ and} \\ & Config3_{VInt} = 1 \end{aligned}$	SRSMap <sub>VectNum</sub> x4+3VectNum×4	Source is internal map register		
Vectored EIC Interrupt	Cause <sub>IV</sub> = 1 and Config3 <sub>VEIC</sub> = 1	SRSCtl <sub>EICSS</sub>	Source is external interrupt controller.		

A software change to the PSS field creates an instruction hazard between the write of the SRSCtl register and the use of a RDPGPR or WRPGPR instruction. This hazard must be cleared with a JR.HB or JALR.HB instruction as described in "Hazard Clearing Instructions and Events" on page 82. A hardware change to the PSS field as the result of interrupt or exception entry is automatically cleared for the execution of the first instruction in the interrupt or exception handler.

# 9.23 SRSMap Register (CP0 Register 12, Select 3)

**Compliance Level:** *Required* in Release 2 (and subsequent releases) of the Architecture if Additional Shadow Sets and Vectored Interrupt Mode are Implemented

The SRSMap register contains 8 4-bit fields that provide the mapping from an vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt (Cause<sub>IV</sub> = 0 or IntCtl<sub>VS</sub> = 0). In such cases, the shadow set number comes from SRSCt- $l_{ESS}$ .

If SRSCtl<sub>HSS</sub> is zero, the results of a software read or write of this register are UNPREDICTABLE.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of SRSCtl<sub>HSS</sub>.

The SRSMap register contains the shadow register set numbers for vector numbers 7..0. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

Figure 9-22 shows the format of the SRSMap register; Table 9.29 describes the SRSMap register fields.

### Figure 9-22 SRSMap Register Format

3	28	27	24	23	20	19	16	15	12	11		8	7		4	3	(	0
	SSV7		SSV6		SSV5		SSV4		SSV3		SSV2			SSV1			SSV0	

### **Table 9.29 SRSMap Register Field Descriptions**

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
SSV7	3128	Shadow register set number for Vector Number 7	R/W	0	Required
SSV6	2724	Shadow register set number for Vector Number 6	R/W	0	Required
SSV5	2320	Shadow register set number for Vector Number 5	R/W	0	Required
SSV4	1916	Shadow register set number for Vector Number 4	R/W	0	Required
SSV3	1512	Shadow register set number for Vector Number 3	R/W	0	Required
SSV2	118	Shadow register set number for Vector Number 2	R/W	0	Required
SSV1	74	Shadow register set number for Vector Number 1	R/W	0	Required
SSV0	30	Shadow register set number for Vector Number 0	R/W	0	Required

# 9.24 Cause Register (CP0 Register 13, Select 0)

#### Compliance Level: Required.

The Cause register primarily describes the cause of the most recent exception. In addition, fields also control software interrupt requests and the vector through which interrupts are dispatched. With the exception of the  $IP_{1..0}$ , DC, IV, and WP fields, all fields in the Cause register are read-only. Release 2 of the Architecture added optional support for an External Interrupt Controller (EIC) interrupt mode, in which  $IP_{7..2}$  are interpreted as the Requested Interrupt Priority Level (RIPL).

Figure 9-23 shows the format of the Cause register; Table 9.30 describes the Cause register fields.

### Figure 9-23 Cause Register Format

31 30 29 28 27 26 25 24 23 22 21 20	17	15 10		9	8	7	7	6	2	1	0
BDTI CE DCPCI ASE IV WP FD CI 000	ASE	IP9IP2	II	P1.	.IP(	0	)	Exc Code		(	)
	ASE	RIPL									

### **Table 9.30 Cause Register Field Descriptions**

Fie	lds			Read /	Reset		
Name	Bits		Description	Write	State	Compliance	
BD	31	Indicates wheth branch delay slo	er the last exception taken occurred in a ot:	R	Undefined	Required	
		Encoding	Encoding Meaning				
		0	Not in delay slot				
		1	In delay slot				
		The processor when the excep	updates BD only if Status <sub>EXL</sub> was zero tion occurred.				
TI	30	the Architecture	. In an implementation of Release 2 of e, this bit denotes whether a timer inter- (analogous to the IP bits for other inter-	R	Undefined	Required (Release 2)	
		Encoding	Meaning				
		0	No timer interrupt is pending				
		1	Timer interrupt is pending				
			tation of Release 1 of the Architecture, written as zero and returns zero on read.				

**Table 9.30 Cause Register Field Descriptions** 

Fie	elds			Dood /	Donat	
Name	Bits		Description	Read / Write	Reset State	Compliance
CE	2928	sor Unusable ex hardware on eve	it number referenced when a Coproces- acception is taken. This field is loaded by ery exception, but is <b>UNPREDICT</b> - acceptions except for Coprocessor Unus-	R	Undefined	Required
DC	27	tions, the Court	register. In some power-sensitive applica- nt register is not used but may still be the noticeable power dissipation. This bit and register to be stopped in such situa-	R/W	0	Required (Release 2)
		Encoding	Meaning			
		0	Enable counting of <i>Count</i> register			
		1	Disable counting of Count register			
			tation of Release 1 of the Architecture, written as zero, and returns zero on read.			
PCI	26	Release 2 of the this bit denotes	ounter Interrupt. In an implementation of e Architecture (and subsequent releases), whether a performance counter interrupt logous to the IP bits for other interrupt	R	Undefined	Required (Release 2 and performance counters imple- mented)
		Encoding	Meaning			
		0	No performance counter interrupt is pending			
		1	Performance counter interrupt is pending			
		In an implemen if performance $e = 0$ , this bit muread.				
ASE	25:24, 17:16	If MCU ASE is	eserved for the MCU ASE.  not implemented, these bits return zero ust be written with zeros.			Rrequired for MCU ASE; Otherwise Reserved

**Table 9.30 Cause Register Field Descriptions** 

Fie	Fields				Danet		
Name	Bits		Description	Read / Write	Reset State	Compliance	
IV	23		er an interrupt exception uses the general or or a special interrupt vector:	R/W	Undefined	Required	
		Encoding	Meaning				
		0	Use the general exception vector (0x180)				
		1	Use the special interrupt vector (0x200)				
		subsequent rele	ions of Release 2 of the architecture (and ases), if the Cause <sub>IV</sub> is 1 and Status <sub>BEV</sub> is terrupt vector represents the base of the apt table.				
WP	22	Status <sub>EXL</sub> or St exception was of watch exception to be initiated of zero. As such, s watch exception loop. Software should a 0, thereby cau tion is caused b whether hardway with no side eff watch exception zero. If watch registe	watch exception was deferred because atus <sub>ERL</sub> were a one at the time the watch detected. This bit both indicates that the n was deferred, and causes the exception ance Status <sub>EXL</sub> and Status <sub>ERL</sub> are both software must clear this bit as part of the n handler to prevent a watch exception of not write a 1 to this bit when its value is using a 0-to-1 transition. If such a transity software, it is <b>UNPREDICTABLE</b> are ignores the write, accepts the write fects, or accepts the write and initiates a n once Status <sub>EXL</sub> and Status <sub>ERL</sub> are both are not implemented, this bit must be e and read as zero.	R/W	Undefined	Required if watch registers are implemented	
FDCI	21	Fast Debug Cha a FDC interrup	annel Interrupt. This bit denotes whether is pending:	R	Undefined	Required	
		Encoding	g Meaning				
		0	No FDCinterrupt is pending				
		1	FDC interrupt is pending				

**Table 9.30 Cause Register Field Descriptions** 

Fie	elds				Dared /	Danet		
Name	Bits			Description	Read / Write	Reset State	Compliance	
IP7IP2	1510	Indicates an	interrupt i	s pending:	R	Undefined	Required	
		Bit	Name	Meaning				
		15	IP7	Hardware interrupt 5				
		14	IP6	Hardware interrupt 4				
		13	IP5	Hardware interrupt 3				
		12	IP4	Hardware interrupt 2				
		11	IP3	Hardware interrupt 1				
		10	IP2	Hardware interrupt 0				
		interrupt 5. In implement subsequent renabled (Cocounter intertion-dependent interrupt mo	ntations of releases) in nfig3 <sub>VEIC</sub> rupts are cent way we de is enab	Release 2 of the Architecture (and a which EIC interrupt mode is not = 0), timer and performance combined in an implementation and hardware interrupt. If EIC led (Config3 <sub>VEIC</sub> = 1), these bits aning and are interpreted as the below.				
RIPL	10	In implement subsequent renabled (Co. (063) value indicates that If EIC interresting these bits taken in the series of the ser	tations of releases) in fig3 <sub>VEIC</sub> of the recut no interrupt mode see on a diff	riority Level. Release 2 of the Architecture (and a which EIC interrupt mode is = 1), this field is the encoded quested interrupt. A value of zero upt is requested. is not enabled (Config3 <sub>VEIC</sub> = 0), ferent meaning and are interpreted cribed above.	R	Undefined	Optional (Release 2 and EIC interrupt mode only)	
IP1IP0	98	Controls the	request fo	or software interrupts:	R/W	Undefined	Required	
		Bit	Name	Meaning Meaning				
		9	IP1	Request software interrupt 1				
		8	IP0	Request software interrupt 0				
		subsequent r	releases) w exports thes	Release 2 of the Architecture (and which also implements EIC interse bits to the external interrupt ation with other interrupt sources.				
ExcCode	62	Exception co	ode - see T	Table 9.31	R	Undefined	Required	
0	2016, 7, 10	Must be writ	tten as zer	o; returns zero on read.	0	0	Reserved	

Table 9.31 Cause Register ExcCode Field

Exception Code Value			
Decimal	Hexadecimal	Mnemonic	Description
0	0x00	Int	Interrupt
1	0x01	Mod	TLB modification exception
2	0x02	TLBL	TLB exception (load or instruction fetch)
3	0x03	TLBS	TLB exception (store)
4	0x04	AdEL	Address error exception (load or instruction fetch)
5	0x05	AdES	Address error exception (store)
6	0x06	IBE	Bus error exception (instruction fetch)
7	0x07	DBE	Bus error exception (data reference: load or store)
8	0x08	Sys	Syscall exception
9	0x09	Вр	Breakpoint exception. If EJTAG is implemented and an SDBBP instruction is executed while the processor is running in EJTAG Debug Mode, this value is written to the Debug <sub>DExcCode</sub> field to denote an SDBBP in Debug Mode.
10	0x0a	RI	Reserved instruction exception
11	0x0b	CpU	Coprocessor Unusable exception
12	0x0c	Ov	Arithmetic Overflow exception
13	0x0d	Tr	Trap exception
14	0x0e	-	Reserved
15	0x0f	FPE	Floating point exception
16-17	0x10-0x11	-	Available for implementation dependent use
18	0x12	C2E	Reserved for precise Coprocessor 2 exceptions
19	0x13	TLBRI	TLB Read-Inhibit exception
20	0x14	TLBXI	TLB Execution-Inhibit exception
21	0x15	-	Reserved
22	0x16	MDMX	MDMX Unusable Exception (MDMX ASE)
23	0x17	WATCH	Reference to WatchHi/WatchLo address
24	0x18	MCheck	Machine check
25	0x19	Thread	Thread Allocation, Deallocation, or Scheduling Exceptions (MIPS® MT ASE)
26	0x1A	DSPDis	DSP ASE State Disabled exception (MIPS® DSP ASE)

138MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

Table 9.31 Cause Register ExcCode Field

Exception	Code Value		
Decimal	Hexadecimal	Mnemonic	Description
27-29	0x20-0x1d	-	Reserved
30	0x1e	CacheErr	Cache error. In normal mode, a cache error exception has a dedicated vector and the Cause register is not updated. If EJTAG is implemented and a cache error occurs while in Debug Mode, this code is written to the Debug <sub>DExcCode</sub> field to indicate that re-entry to Debug Mode was caused by a cache error.
31	0x1f	-	Reserved

In Release 2 of the Architecture (and the subsequent releases), the EHB instruction can be used to make interrupt state changes visible when the  $IP_{1..0}$  field of the *Cause* register is written. See "Software Hazards and the Interrupt System" on page 54.

# 9.25 Exception Program Counter (CP0 Register 14, Select 0)

Compliance Level: Required.

The Exception Program Counter (EPC) is a read/write register that contains the address at which processing resumes after an exception has been serviced. All bits of the EPC register are significant and must be writable.

Unless the EXL bit in the Status register is already a 1, the processor writes the EPC register when an exception occurs.


- For synchronous (precise) exceptions, *EPC* contains either:
  - the virtual address of the instruction that was the direct cause of the exception, or
  - the virtual address of the immediately preceding branch or jump instruction, when the exception causing instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set.
- For asynchronous (imprecise) exceptions, EPC contains the address of the instruction at which to resume execution.

The processor reads the *EPC* register as the result of execution of the ERET instruction.

Software may write the *EPC* register to change the processor resume address and read the *EPC* register to determine at what address the processor will resume.

Figure 9-24 shows the format of the EPC register; Table 9.32 describes the EPC register fields.

#### Figure 9-24 EPC Register Format



#### Table 9.32 EPC Register Field Descriptions

Fie	Fields		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
EPC	310	Exception Program Counter	R/W	Undefined	Required	

# 9.25.1 Special Handling of the EPC Register in Processors That Implement the MIPS16e ASE or the microMIPS32 Base Architectures

In processors that implement the MIPS16e ASE or microMIPS32 base architecture, the *EPC* register requires special handling.

When the processor writes the *EPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

$$EPC \leftarrow resumePC_{31..1} \parallel ISAMode_0$$

"resumePC" is the address at which processing resumes, as described above.

When the processor reads the EPC register, it distributes the bits to the PC and ISAMode registers:

$$PC \leftarrow EPC_{31..1} \parallel 0$$
  
ISAMode  $\leftarrow EPC_0$ 

Software reads of the *EPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *EPC* register store a new value which is interpreted by the processor as described above.

# 9.26 Processor Identification (CP0 Register 15, Select 0)

### **Compliance Level:** Required.

The *Processor Identification* (*PRId*) register is a 32 bit read-only register that contains information identifying the manufacturer, manufacturer options, processor identification and revision level of the processor. Figure 9-25 shows the format of the *PRId* register; Table 9.33 describes the *PRId* register fields.

### Figure 9-25 PRId Register Format

31	24	23	16	15	8	7	0
	Company Options	Company ID		Processor I	D	Revision	

### **Table 9.33 PRId Register Field Descriptions**

Field	ds			Read /	Reset	
Name	Bits	-	Description	Write	State	Compliance
Company Options	3124	sor for company	designer or manufacturer of the procesy-dependent options. The value in this ified by the architecture. If this field is d, it must read as zero.	R	Preset	Optional
Company	2316	the processor. Software can di MIPS64/microl ing an earlier M If it is non-zero MIPS32/microl Architecture. Company IDs a a MIPS32/microl	stinguish a MIPS32/microMIPS32 or MIPS64 processor from one implement-IIPS ISA by checking this field for zero. the processor implements the MIPS32 or MIPS64/microMIPS64  re assigned by MIPS Technologies when oMIPS32 or MIPS64/microMIPS64  red. The encodings in this field are:  Meaning  Not a MIPS32/microMIPS32 or	R	Preset	Required
		1	MIPS64/microMIPS64 processor MIPS Technologies, Inc.			
		2-255	Contact MIPS Technologies, Inc. for the list of Company ID assignments			
Processor ID	7 F		R	Preset	Required	

142MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

**Table 9.33 PRId Register Field Descriptions** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Revision	70	Specifies the revision number of the processor. This field allows software to distinguish between one revision and another of the same processor type. If this field is not implemented, it must read as zero.	R	Preset	Optional

Software should not use the fields of this register to infer configuration information about the processor. Rather, the configuration registers should be used to determine the capabilities of the processor. Programmers who identify cases in which the configuration registers are not sufficient, requiring them to revert to check on the *PRId* register value, should send email to support@mips.com, reporting the specific case.

# 9.27 EBase Register (CP0 Register 15, Select 1)

Compliance Level: Required (Release 2).

The *EBase* register is a read/write register containing the base address of the exception vectors used when Status<sub>BEV</sub> equals 0, and a read-only CPU number value that may be used by software to distinguish different processors in a multi-processor system.

The *EBase* register provides the ability for software to identify the specific processor within a multi-processor system, and allows the exception vectors for each processor to be different, especially in systems composed of heterogeneous processors. Bits 31..12 of the *EBase* register are concatenated with zeros to form the base of the exception vectors when Status<sub>BEV</sub> is 0. The exception vector base address comes from the fixed defaults (see 6.2.2 "Exception Vector Locations" on page 57) when Status<sub>BEV</sub> is 1, or for any EJTAG Debug exception. The reset state of bits 31..12 of the *EBase* register initialize the exception base register to 0x8000.0000, providing backward compatibility with Release 1 implementations.

Bits 31..30 of the *EBase* register are fixed with the value 0b10, and the addition of the base address and the exception offset is done inhibiting a carry between bit 29 and bit 30 of the final exception address. The combination of these two restrictions forces the final exception address to be in the kseg0 or kseg1 unmapped virtual address segments. For cache error exceptions, bit 29 is forced to a 1 in the ultimate exception base address so that this exception always runs in the kseg1 unmapped, uncached virtual address segment.

If the value of the exception base register is to be changed, this must be done with  $Status_{BEV}$  equal 1. The operation of the processor is **UNDEFINED** if the Exception Base field is written with a different value when  $Status_{BEV}$  is 0.

Figure 9-26 shows the format of the EBase register; Table 9.34 describes the EBase register fields.

#### Figure 9-26 EBase Register Format

31	30	29	1	12	11	10	9	0
1	0		Exception Base		0	0	CPUNum	

#### **Table 9.34 EBase Register Field Descriptions**

Fie	lds		Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
1	31	This bit is ignored on write and returns one on read.	R	1	Required	
0	30	This bit is ignored on write and returns zero on read.	R	0	Required	
Exception Base	2912	In conjunction with bits 3130, this field specifies the base address of the exception vectors when $Status_{BEV}$ is zero.	R/W	0	Required	
0	1110	Must be written as zero; returns zero on read.	0	0	Reserved	

**Table 9.34 EBase Register Field Descriptions** 

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
CPUNum	90	This field specifies the number of the CPU in a multi-processor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by inputs to the processor hardware when the processor is implemented in the system environment. In a single processor system, this value should be set to zero.  This field can also be read via RDHWR register 0	R	Preset or Exter- nally Set	Required

## **Programming Note:**

Software must set  $EBase_{15...12}$  to zero in all bit positions less than or equal to the most significant bit in the vector offset. This situation can only occur when a vector offset greater than 0xFFF is generated when an interrupt occurs with VI or EIC interrupt mode enabled. The operation of the processor is **UNDEFINED** if this condition is not met. Table 9.35 shows the conditions under which each EBase bit must be set to zero. VN represents the interrupt vector number as described in Table 6.4 and the bit must be set to zero if any of the relationships in the row are true. No EBase bits must be set to zero if the interrupt vector spacing is 32 (or zero) bytes.

Table 9.35 Conditions Under Which EBase15..12 Must Be Zero

	Inte	Interrupt Vector Spacing in Bytes (IntCtl <sub>VS</sub> <sup>1</sup> )										
EBase bit	32	64	128	256	512							
15	None	None	None	None	VN ≥ 63							
14		None	None	VN ≥ 62	VN ≥ 31							
13		None	VN ≥ 60	VN ≥ 30	VN ≥ 15							
12		VN ≥ 56	VN ≥ 28	VN ≥ 14	VN ≥ 7							

1. See Table 9.26 on page 127

# 9.28 CDMMBase Register (CP0 Register 15, Select 2)

**Compliance Level:** *Optional.* 

The 36-bit physical base address for the Common Device Memory Map facility is defined by this register. This register only exists if *Config3*<sub>CDMM</sub> is set to one.

For devices that implement multiple VPEs, access to this register is controlled by the  $VPEConfO_{MVP}$  register field. If the MVP bit is cleared, a read to this register returns all zeros and a write to this register is ignored.

Figure 9.27 has the format of the *CDMMBase* register, and Table 9.36 describes the register fields.

Figure 9.27 CDMMBase Register



### **Table 9.36 CDMMBase Register Field Descriptions**

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
CDMM_UP PER_ADDR	31:11	Bits 35:15 of the mapped register	e base physical address of the memory s.	R/W	Undefined	Required
		implementation	mplemented physical address bits is specific. For the unimplemented address ignored, returns zero on read.			
EN	10	region go to regi	MM region.  red, memory requests to this address ular system memory. If this bit is set, s to this region go to the CDMM logic	R/W	0	Required
		Encoding	Meaning			
		0	CDMM Region is disabled.			
		1	CDMM Region is enabled.			
CI	9	ister Block of th	ndicates that the first 64-byte Device Reg- e CDMM is reserved for additional regis- ge CDMM region behavior and are not IO	R	Preset	Optional

**Table 9.36 CDMMBase Register Field Descriptions (Continued)** 

Fie	lds			Read /	Reset	
Name	Bits		Description	Write	State	Compliance
CDMMSize	8:0	_	ents the number of 64-byte Device Regissantiated in the core.	R	Preset	Required
		Encoding	Meaning			
		0	1 DRB			
		1	2 DRBs			
		2	3 DRBs			
		511	512 DRBs			

# 9.29 CMGCRBase Register (CP0 Register 15, Select 3)

**Compliance Level:** Optional.

The 36-bit physical base address for the memory-mapped Coherency Manager Global Configuration Register space is reflected by this register. This register only exists if *Config3*<sub>CMGCR</sub> is set to one.

On devices that implement the MIPS MT ASE, this register is instantiated once per processor.

Figure 9.28 has the format of the CMGCRBase register, and Table 9.37 describes the register fields.

### Figure 9.28 CMGCRBase Register



## **Table 9.37 CMGCRBase Register Field Descriptions**

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
CMGCR_B ASE_ADDR	31:11	Bits 35:15 of the base physical address of the memory-mapped Coherency Manager GCR registers.  This register field reflects the value of the GCR_BASE field within the memory-mapped Coherency Manager GCR Base Register.  The number of implemented physical address bits is implementation specific. For the unimplemented address bits - writes are ignored, returns zero on read.	R	Preset (IP Configu- ration Value)	Required
0	10:0	Must be written as zero; returns zero on read	0	0	Reserved

# 9.30 Configuration Register (CP0 Register 16, Select 0)

### **Compliance Level:** Required.

The *Config* register specifies various configuration and capabilities information. Most of the fields in the *Config* register are initialized by hardware during the Reset Exception process, or are constant. Three fields, *K23*, *KU*, and *K0*, must be initialized by software in the reset exception handler.

Figure 9-29 shows the format of the Config register; Table 9.38 describes the Config register fields.

### Figure 9-29 Config Register Format

31	30 28	27 25	24 16	15	14 1	3 12	10	9 7	6 4	3	2	0
M	K23	KU	Impl	BE	AT		AR	MT	0	VI	K	0

## **Table 9.38 Config Register Field Descriptions**

Fie	elds			Dood /		
Name	Bits		Description	Read / Write	Reset State	Compliance
M	31	Denotes that the select field value	e Config1 register is implemented at a e of 1.	R	1	Required
K23	30:28	this field specificoherency attribment a Fixed M is ignored on w See "Alternativ	that implement a Fixed Mapping MMU, less the kseg2 and kseg3 cacheability and bute. For processors that do not impleapping MMU, this field reads as zero and rite.  e MMU Organizations" on page 195 for the Fixed Mapping MMU organization.	R/W	Undefined for processors with a Fixed Map- ping MMU; 0 otherwise	Optional
KU	27:25	this field specifi attribute. For pr Mapping MMU write. See "Alternativ	that implement a Fixed Mapping MMU, less the kuseg cacheability and coherency occassors that do not implement a Fixed for this field reads as zero and is ignored on the MMU Organizations" on page 195 for the Fixed Mapping MMU organization.	R/W	Undefined for processors with a Fixed Map- ping MMU; 0 otherwise	Optional
Impl	24:16		erved for implementations. Refer to the fication for the format and definition of		Undefined	Optional
BE	15	Indicates the en	dian mode in which the processor is run-	R	Preset or Exter- nally Set	Required
		Encoding	Meaning			
		0	Little endian			
		1	Big endian			

**Table 9.38 Config Register Field Descriptions** 

Fie	lds			Dood /		
Name	Bits	-	Description	Read / Write	Reset State	Compliance
AT	14:13	Architecture Ty	pe implemented by the processor.	R	Preset	Required
			encoding values of 0-2, denotes address lth (32-bit or 64-bit).			
			ed instruction sets (MIPS32/64 and/or 64) are denoted by the ISA register field			
		Encoding	Meaning			
		0	MIPS32 or microMIPS32			
		1	MIPS64 or microMIPS64 with access only to 32-bit compatibility segments			
		2	MIPS64or microMIPS64 with access to all address segments			
		3	Reserved			
AR	12:10	microMIPS32 Athe MMAR field implemented the ISA field	Architecture revision level is denoted by d of <i>Config3</i> . If <i>Config3</i> register is not ten microMIPS is not implemented.  of <i>Config3</i> is one, then MIPS32 is not and this field is not used.	R	Preset	Required
		Encoding	Meaning			
		0	Release 1			
		1	Release 2 or Release 3/MIPSr3 All features introduced in Release 3 are optional and detectable through Config3 register fields.			
		2-7	Reserved			

**Table 9.38 Config Register Field Descriptions** 

Fie	lds			D1/		
Name	Bits		Description	Read / Write	Reset State	Compliance
MT	9:7	MMU Type:		R	Preset	Required
		Encoding	Meaning			
		0	None			
		1	Standard TLB (See "TLB Organization" on page 30)			
		2	BAT (See "Block Address Translation" on page 199)			
		3	Fixed Mapping (See "Fixed Mapping MMU" on page 195)			
		4	Dual VTLB and FTLB (See "Dual Variable-Page-Size and Fixed-Page-Size TLBs" on page 202)			
0	6:4	Must be writte	n as zero; returns zero on read.	0	0	Reserved
VI	3		ion cache (using both virtual indexing	R	Preset	Required
		Encoding	Meaning			
		0	Instruction Cache is not virtual			
		1	Instruction Cache is virtual			
K0	2:0		ility and coherency attribute. See Table for the encoding of this field.	R/W	Undefined	Required

# 9.31 Configuration Register 1 (CP0 Register 16, Select 1)

### Compliance Level: Required.

The *Config1* register is an adjunct to the *Config* register and encodes additional capabilities information. All fields in the *Config1* register are read-only.

The Icache and Dcache configuration parameters include encodings for the number of sets per way, the line size, and the associativity. The total cache size for a cache is therefore:

```
Cache Size = Associativity * Line Size * Sets Per Way
```

If the line size is zero, there is no cache implemented.

Figure 9-1 shows the format of the *Config1* register; Table 9-1 describes the *Config1* register fields.

### Figure 9-1 Config1 Register Format

31	30	25	24	22 2	21 19	18 10	5 15	13	12 1	0 9	9 7	6	5	4	3	2	1	0
M	MMU Size -	1	IS		IL	IA		DS	DL		DA	C2	MD	PC	WR	CA	EP	FP

### **Table 9-1 Config1 Register Field Descriptions**

Fiel	ds			Read/		
Name	Bits		Description	Write	Reset State	Compliance
М	31	present. If t bit should r	eserved to indicate that a <i>Config2</i> register is the <i>Config2</i> register is not implemented, this read as a 0. If the <i>Config2</i> register is ed, this bit should read as a 1.	R	Preset	Required
MMU Size - 1	3025	through 63	entries in the TLB minus one. The values 0 in this field correspond to 1 to 64 TLB e value zero is implied by Config <sub>MT</sub> having none'.	R	Preset	Required
IS	24:22	Icache sets	Meaning  64  128  256  512  1024  2048  4096	R	Preset	Required

**Table 9-1 Config1 Register Field Descriptions** 

Fiel	lds				Read/		
Name	Bits		Description		Write	Reset State	Compliance
		Icache line	size:				
		Encoding	Meaning	]			
		0	No Icache present	1			
		1	4 bytes				
IL	21:19	2	8 bytes		R	Preset	Required
IL.	21.17	3	16 bytes		IX.	Treset	Required
		4	32 bytes				
		5	64 bytes				
		6	128 bytes	1			
		7	Reserved	]			
		Icache asso	ciativity:				
		Encoding	Meaning	1			
		0	Direct mapped	1			
		1	2-way	1			
IA	18:16	2	3-way	1	R	Preset	Required
IA	16:10	3	4-way	1	K	Preset	Required
		4	5-way				
		5	6-way	1			
		6	7-way	1			
		7	8-way	]			
		Dcache sets	s per way:				
		Encoding	Meaning	1			
		0	64				
		1	128	1			
DS	15:13	2	256	1	R	Preset	Required
מע	13.13	3	512	1	K	Fiesei	Required
		4	1024	1			
		5	2048	1			
		6	4096	1			
		7	32	]			

**Table 9-1 Config1 Register Field Descriptions** 

Fiel	ds			Read/		
Name	Bits		Description	Write	Reset State	Compliance
		Dcache line	e size:			
		Encoding	Meaning			
		0	No Dcache present			
		1	4 bytes			
DL	12:10	2	8 bytes	R	Preset	Required
DL	12.10	3	16 bytes		Treset	Required
		4	32 bytes			
		5	64 bytes			
		6	128 bytes			
		7	Reserved			
		Dcache ass	ociativity:			
		Encoding	Meaning		Preset	
		0	Direct mapped			Required
		1	2-way			
DA	9:7	2	3-way	R		
DA		3	4-way	K		
		4	5-way			
		5	6-way			
		6	7-way			
		7	8-way			
	6	Coprocesso	or 2 implemented:			Required
		Encoding	Meaning			
		0	No coprocessor 2 implemented		Preset	
C2		1	Coprocessor 2 implements	R		
		This bit ind support for is attached.	licates not only that the processor contains Coprocessor 2, but that such a coprocessor	S Or		
		MIPS64/m	note MDMX ASE implemented on a icroMIPS64 processor. Not used on a icroMIPS32 processor.			
MD	5	This bit ind support for is attached.	licates not only that the processor contains MDMX, but that such a processing element	R s nt	0	Required
		Performano	te Counter registers implemented:			
		Encoding	Meaning			
PC	4	0	No performance counter registers implemented	R	Preset	Required
		1	Performance counter registers implemented			

154MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

**Table 9-1 Config1 Register Field Descriptions** 

Fiel	lds			Read/		
Name	Bits		Description	Write	Reset State	Compliance
		Watch regis	eters implemented:			
1110		Encoding	Meaning			<b>.</b>
WR	3	0	No watch registers implemented	R	Preset	Required
		1	Watch registers implemented			
		Code comp	ression (MIPS16e) implemented:			
CA	2	Encoding	Meaning	R	Preset	Required
	2	0	MIPS16e not implemented			Required
		1	MIPS16e implemented			
	1	EJTAG imp	elemented:			Required
EP		Encoding	Meaning	R	D	
EP		0	No EJTAG implemented	K	Preset	
		1	EJTAG implemented			
		FPU imple	nented:			
		Encoding	Meaning			
		0	No FPU implemented			
		1	FPU implemented			
FP	0	support for attached.  If an FPU is	icates not only that the processor contains a floating point unit, but that such a unit is simplemented, the capabilities of the FPU from the capability bits in the <i>FIR</i> CP1	R	Preset	Required

# 9.32 Configuration Register 2 (CP0 Register 16, Select 2)

**Compliance Level:** *Required* if a level 2 or level 3 cache is implemented, or if the *Config3* register is required; *Optional* otherwise.

The Config2 register encodes level 2 and level 3 cache configurations.

Figure 9-30 shows the format of the Config2 register; Table 9.39 describes the Config2 register fields.

## Figure 9-30 Config2 Register Format

31	30 28	27 24	23 20	19 16	15 12	11 8	7 4	3 0
M	TU	TS	TL	TA	SU	SS	SL	SA

# **Table 9.39 Config2 Register Field Descriptions**

Fie	lds					Read /	Reset	
Name	Bits		Desc	ription		Write	State	Compliance
M	31	present. bit shou	If the Config3 regi	rate that a Config3 re ister is not implemen a Config3 register is d as a 1.	ted, this	R	Preset	Required
TU	30:28	bits. If t		rtiary cache control o emented it should rea te.	R/W	Preset	Optional	
TS	27:24	Tertiary	cache sets per way	:	R	Preset	Required	
			Encoding	Sets Per Way				
			0	64				
			1	128				
			2	256				
			3	512				
			4	1024				
			5	2048				
			6	4096				
			7	8192				
			8-15	Reserved				

**Table 9.39 Config2 Register Field Descriptions** 

Fie	Fields				D 1./	Beest	
Name	Bits	1	Desc	cription	Read / Write	Reset State	Compliance
TL	23:20	Tertiary	cache line size:		R	Preset	Required
			Encoding	Line Size			
			0	No cache present			
			1	4			
			2	8			
			3	16			
			4	32			
			5	64			
			6	128			
			7	256			
			8-15	Reserved			
TA	19:16	Tertiary	cache associativity	7:	R	Preset	Required
			Encoding	Associativity			
			0	Direct Mapped			
			1	2			
			2	3			
			3	4			
			4	5			
			5	6			
			6	7			
			7	8			
			8-15	Reserved			
SU	15:12	tus bits.	entation-specific se If this field is not i be ignored on wri	condary cache control o mplemented it should re te.	or sta-R/W and as	Preset	Optional

**Table 9.39 Config2 Register Field Descriptions** 

Fiel	ds					5	
Name	Bits		Desc	ription	Read / Write	Reset State	Compliance
SS	11:8	Seconda	ry cache sets per w	ay:	R	Preset	Required
			Encoding	Sets Per Way			
			0	64			
			1	128			
			2	256			
			3	512			
			4	1024			
			5	2048			
			6	4096			
			7	8192			
			8-15	Reserved			
		<u> </u>			_		
SL	7:4	Seconda	ry cache line size:		R	Preset	Required
			Encoding	Line Size			
			0	No cache present			
			1	4			
			2	8			
			3	16			
			4	32			
			5	64			
			6	128			
			7	256			
			8-15	Reserved			
SA	3:0	Seconda	ry cache associativ	ity:	R	Preset	Required
			Encoding	Associativity			
			0	Direct Mapped			
			1	2			
			2	3			
			3	4			
			4	5			
			5	6			
			6	7			
			7	8			
			8-15	Reserved			

158MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12


# 9.33 Configuration Register 3 (CP0 Register 16, Select 3)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 2 of the Architecture, the SmartMIPS<sup>TM</sup> ASE, or trace logic; *Optional* otherwise.

The Config3 register encodes additional capabilities. All fields in the Config3 register are read-only.

Figure 9-31 shows the format of the Config3 register; Table 9.40 describes the Config3 register fields.

# Figure 9-31 Config3 Register Format



# **Table 9.40 Config3 Register Field Descriptions**

Fie	elds			Read /	Reset	Complianc
Name	Bits		Description	Write	State	e
M	31	present. If the 6 bit should read	rved to indicate that a <i>Config4</i> register is <i>Config4</i> register is not implemented, this as a 0. If the <i>Config4</i> register is implet should read as a 1.	R	Preset	Required
BPG	30	TLB pages larg	are is implemented. This bit indicates that ger than 256 MB are supported and that <i>k</i> Register is 64-bits wide.	R	Preset	Required
		Encoding	Meaning			
		0	Big Pages are not implemented and PageMask register is 32bits wide.			
		1	Big Pages are implemented and Page- Mask register is 64bits wide.			

**Table 9.40 Config3 Register Field Descriptions** 

Fie	lds			D1/	D1	Complianc
Name	Bits		Description	Read / Write	Reset State	Complianc e
CMGCR	29		Coherency Manager memory-mapped Global Configuration Register Space is implemented.			Required for Coherent
		Encoding	Meaning			Multiple -Core
		0	CM GCR space is not implemented			implementa- tions that use
		1	CM GCR space is implemented			the Coher- ency Man- ager.
0	28:23, 12, 9, 3	Must be written	n as zeros; returns zeros on read	0	0	Reserved
IPLW	22:21	Width of Stat	us <sub>IPL</sub> and Cause <sub>RIPL</sub> fields:	R	Preset	Required if
		Encoding	Meaning			MCU ASE is implemented
		0	IPL and RIPL fields are 6-bits in width.			
		1	IPL and RIPL fields are 8-bits in width.			
		Others	Reserved.			
		tus are used most significan  If the RIPL fiel Cause are us	is 8-bits in width, bits 18 and 16 of Sta- as the most significant bit and second t bit, respectively, of that field.  d is 8-bits in width, bits 17 and 16 of ed as the most significant bit and second t bit, respectively, of that field.			
MMAR	20:18	microMIPS32	Architecture revision level.	R	Preset	Required if
		MIPS32 Archit AR field of Co	ecture revision level is denoted by the nfig.			microMIPS is implemented
		Encoding	Meaning			
		0	Release3/MIPSr3			
		1-7	Reserved			
			Config3 is zero, then microMIPS32 is not and this field is not used.			

**Table 9.40 Config3 Register Field Descriptions** 

Fie	lds			Dood (	/ Reset	Complianc
Name	Bits		Description	Read / Write	State	e
MCU	17	MIPS® MCU A	R	Preset	Required if	
		Encoding	Meaning			MCU ASE is implemented
		0	MCU ASE is not implemented.			-
		1	MCU ASE is implemented			
ISAOn- Exc	16		truction Set Architecture used after vec- eption. Affects all exceptions whose off- to EBase.	RW	Undefined	Required if microMIPS is implemented
		Encoding	Meaning			
		0	MIPS32is used on entrance to an exception vector.			
		1	microMIPS is used on entrance to an exception vector.			
ISA 15:14	15:14	Indicates Instru	ction Set Availability.	R	Preset	Required if
1571	13.11	Encoding	Meaning		Treset	microMIPS is implemented
		0	Only MIPS32 Instruction Set is implemented.			implemented
		1	Only microMIPS32 is implemented.			
		2	Both MIPS32and microMIPS32 ISAs are implemented. MIPS32 ISA used when coming out of reset.			
		3	Both MIPS32and microMIPS32 ISAs are implemented. microMIPS32 ISA used when coming out of reset.			
ULRI	13		ister implemented. This bit indicates erLocal coprocessor 0 register is imple-	R	Preset	Required
		Encoding	Meaning			
		0	UserLocal register is not implemented			
		1	UserLocal register is implemented			

**Table 9.40 Config3 Register Field Descriptions** 

Fie	elds			Read /	Reset	Compliano
Name	Bits		Description	Write	State	Complianc e
RXI	12	Indicates wheth PageGrain reg	er the RIE and XIE bits exist within the ister.	R	Preset	Required
		Encoding	Meaning			
		0	The RIE and XIE bits are not implemented within the <i>PageGrain</i> register.			
		1	The RIE and XIE bits are implemented within the <i>PageGrain</i> register.			
DSP2P	11		SE Revision 2 implemented. This bit er Revision 2 of the MIPS DSP ASE is	R	Preset	Required
		Encoding	Meaning			
		0	Revision 2 of the MIPS DSP ASE is not implemented			
		1	Revision 2 of the MIPS DSP ASE is implemented			
DSPP	10		SE implemented. This bit indicates PS DSP ASE is implemented.	R	Preset	Required
		Encoding	Meaning			
		0	MIPS DSP ASE is not implemented			
		1	MIPS DSP ASE is implemented			
CTXTC	9	of the BadVPN	registers is implemented and the width 2 field within the <i>Config</i> register register contents of the <i>ContextConfig</i> register.	R	Preset	Required
		Encoding	Meaning			
		0	ContextConfig is not implemented.			
		1	ContextConfig is implemented and is used for the Config <sub>BadVPN2</sub> field.			

**Table 9.40 Config3 Register Field Descriptions** 

Fie	lds			Bood /	Poset	Complianc	
Name	Bits		Description	Read / Write	Reset State	e	
ITL	8		MIPS® IFlowTrace <sup>TM</sup> mechanism implemented. This bit indicates whether the MIPS IFlowTrace is implemented.			Required (Release 2.1 Only)	
		Encoding	Meaning				
		0	MIPS IFlowTrace is not implemented				
		1	MIPS IFlowTrace is implemented				
LPA	7	addresses on M processors and	esence of support for large physical IIPS64 processors. Not used by MIPS32 returns zero on read. ations of Release 1 of the Architecture, zero on read.	R	R Preset		
VEIC 6		Support for an external interrupt controller is implemented.		R	Preset	Required (Release 2	
		Encoding	Meaning			Only)	
		0	Support for EIC interrupt mode is not implemented				
		1	Support for EIC interrupt mode is implemented				
		this bit returns This bit indicat	es not only that the processor contains external interrupt controller, but that such				
VInt	5	Vectored interrupts implemented. This bit indicates whether vectored interrupts are implemented.		R	Preset	Required (Release 2	
		Encoding	Meaning			Only)	
		0	Vector interrupts are not implemented				
		1	Vectored interrupts are implemented				
		For implementathis bit returns	ations of Release 1 of the Architecture, zero on read.				
SP	4 Small (1KByte) page support is implemented, and the PageGrain register exists			R	Preset	Required (Release 2	
		Encoding	Meaning			Only)	
		0	Small page support is not implemented				
		1	Small page support is implemented				
		For implementathis bit returns	ations of Release 1 of the Architecture, zero on read.				

**Table 9.40 Config3 Register Field Descriptions** 

Fie	lds			Read /	Reset	Compliano
Name	Bits		Description	Write	State	Complianc e
CDMM	3		ce Memory Map implemented. This bit the CDMM is implemented.	R	Preset	Required
		Encoding	Meaning			
		0	CDMM is not implemented			
		1	CDMM is implemented			
MT	2		SE implemented. This bit indicates PS MT ASE is implemented.	R	Preset	Required
		Encoding	Meaning			
		0	MIPS MT ASE is not implemented			
		1	MIPS MT ASE is implemented			
SM	1		ASE implemented. This bit indicates artMIPS ASE is implemented.	R	Preset	Required
		Encoding	Meaning			
		0	SmartMIPS ASE is not implemented			
		1	SmartMIPS ASE is implemented			
TL	0	Trace Logic im or data trace is	plemented. This bit indicates whether PC implemented.	R	Preset	Required
		Encoding	Meaning			
		0	Trace logic is not implemented			
		1	Trace logic is implemented			

# 9.34 Configuration Register 4 (CP0 Register 16, Select 4)

**Compliance Level:** *Required* if any optional feature described by this register is implemented: Release 2 of the Architecture; *Optional* otherwise.

The Config4 register encodes additional capabilities.

The number of page-pair entries within the FTLB = decode(FTLBSets) \* decode(FTLBWays).

Figure 9-32 shows the format of the Config4 register; Table 9.41 describes the Config4 register fields.




Figure 9-32 Config4 Register Format

**Table 9.41 Config4 Register Field Descriptions** 

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
M	31	This bit is reserved to indicate that a <i>Config5</i> register is present. With the current architectural definition, this bit should always read as a 0.	R	Preset	Required
0	30:24	Must be written as zeros; returns zeros on read	R	0	Reserved
KScr Exist	23:16	Indicates how many scratch registers are available to kernel-mode software within COP0 Register 31.  Each bit represents a select for Coproecessor0 Register 31. Bit 16 represents Select 0, Bit 23 represents Select 7. If the bit is set, the associated scratch register is implemented and available for kernel-mode software.  Scratch registers meant for other purposes are not represented in this field. For example, if EJTAG is implemented, Bit 16 is preset to zero eventhough DESAVE register is implemented at Select 0. Select 1 is reserved for future debug purposes and should not be used as a kernel scratch register, so bit 17 is preset to zero.	R	Preset	Required if Kernel Scratch Reg- isters are available

**Table 9.41 Config4 Register Field Descriptions** 

Fields						Read / Reset		
Name	Bits		Description				Reset State	Compli
MMU Ext Def	15:14	MMU Extension Defines how Co		is to be interpreted.		R	Preset	Requi
		Encoding		Meaning				
		1	Config4[7:	0] used as MMUSiz	eExt.			
		2	Config4[7:	0] used as FTLBSet 4] used as FTLBWa 0:8] used as FTLBPa	ys.			
		0, 3	1	:0] - Must be writtens zeros on read.	n as			
FTLB Page				e FTLB Array Entr	ies.	RW if multiple	Preset,	Require MMUI
Size		Er	ncoding	Page Size		FTLB	value is	Def=
			0	1 KB		page- sizes are	implemen- tation spe-	
			1	4 KB		implle-	cific	
			2	16 KB		mented		
			3	64KB		R if only		
			4	256 KB	_	one FTLB		
			5	1 GB	_	page		
			7	4 GB Reserved	1	size is imple-		
		these sizes, eve can detect if a I ing the desired implemented, the encoding. If the field value is not this register field FTLB behavior	n a subset of FTLB page si size into this he register fice size is not in the changed.  It be flushed old value is change is UNDEFILE.	d to implement any sonly one pagesize. Size is implemented by register field. If the field is updated to the implemented, the register field entries of any valid entries by anged by software. NED if there are value or grammed using a contract of the field in the fi	Software by writ- size is desired dister  before The did FTLB	mented.		

**Table 9.41 Config4 Register Field Descriptions** 

riei	ds					Daral /	D1	
Name	Bits		De	escription		Read / Write	Reset State	Compliance
FTLB	7:4	Indicate	es the Set Associa	ativity of the FTLB Array.		R	Preset	Required if
Ways			Encoding	Associativity				MMUExt- Def=2
			0	2				
			1	3				
			2	4				
			3	5				
			4	6				
			5	7				
			6	8				
			7-15	Reserved				
			Encoding	Sata nor Way	$\neg$			
			Encoding	Sets per Way				
			0	1				
			0	1 2				
			0 1 2	1 2 4				
			0 1 2 3	1 2 4 8				
			0 1 2 3 4	1 2 4				
			0 1 2 3	1 2 4 8 16				
			0 1 2 3 4 5	1 2 4 8 16 32				
			0 1 2 3 4 5	1 2 4 8 16 32 64				
			0 1 2 3 4 5 6 7	1 2 4 8 16 32 64 128				
			0 1 2 3 4 5 6 7 8	1 2 4 8 16 32 64 128 256				
			0 1 2 3 4 5 6 7 8	1 2 4 8 16 32 64 128 256 512				
			0 1 2 3 4 5 6 7 8 9	1 2 4 8 16 32 64 128 256 512 1024				
			0 1 2 3 4 5 6 7 8 9 10	1 2 4 8 16 32 64 128 256 512 1024 2048				
			0 1 2 3 4 5 6 7 8 9 10 11	1 2 4 8 16 32 64 128 256 512 1024 2048 4096				

**Table 9.41 Config4 Register Field Descriptions** 

Fie	lds		Dood /	I./ Bassi	
Name	Bits	Description	Read / Write	Reset State	Compliance
MMU Size Ext	7:0	If Config4 <sub>MMUExt</sub> =1 then this field is an extension of Config1 <sub>MMUSize-1</sub> field.  This field is concatenated to the left of the most significant bit to the MMUSize-1 field to indicate the size of the TLB-1.	R	Preset	Required if MMUExt- Def=1

# 9.35 Reserved for Implementations (CP0 Register 16, Selects 6 and 7)

Compliance Level: Implementation Dependent.

CP0 register 16, Selects 6 and 7 are reserved for implementation dependent use and is not defined by the architecture. In order to use CP0 register 16, Selects 6 and 7, it is not necessary to implement CP0 register 16, Selects 2 through 5 only to set the M bit in each of these registers. That is, if the *Config2* and *Config3* registers are not needed for the implementation, they need not be implemented just to provide the M bits.


The architecture only defines the use of the M bits for presence detection of Selects 1 to 5.

# 9.36 Load Linked Address (CP0 Register 17, Select 0)

**Compliance Level:** Optional.

The *LLAddr* register contains relevant bits of the physical address read by the most recent Load Linked instruction. This register is implementation dependent and for diagnostic purposes only and serves no function during normal operation.

Figure 9-33 shows the format of the *LLAddr* register; Table 9.42 describes the *LLAddr* register fields.





## **Table 9.42 LLAddr Register Field Descriptions**

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	Compliance	
PAddr	310	This field encodes the physical address read by the most recent Load Linked instruction. The format of this register is implementation dependent, and an implementation may implement as many of the bits or format the address in any way that it finds convenient.	R	Undefined	Optional

# 9.37 WatchLo Register (CP0 Register 18)

### **Compliance Level:** *Optional.*

The *WatchLo* and *WatchHi* registers together provide the interface to a watchpoint debug facility which initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the *EXL* and *ERL* bits are zero in the *Status* register. If either bit is a one, the *WP* bit is set in the *Cause* register, and the watch exception is deferred until both the *EXL* and *ERL* bits are zero.

An implementation may provide zero or more pairs of *WatchLo* and *WatchHi* registers, referencing them via the select field of the MTC0/MFC0 instructions, and each pair of Watch registers may be dedicated to a particular type of reference (e.g., instruction or data). Software may determine if at least one pair of *WatchLo* and *WatchHi* registers are implemented via the *WR* bit of the *Config1* register. See the discussion of the *M* bit in the *WatchHi* register description below.

The *WatchLo* register specifies the base virtual address and the type of reference (instruction fetch, load, store) to match. If a particular Watch register only supports a subset of the reference types, the unimplemented enables must be ignored on write and return zero on read. Software may determine which enables are supported by a particular Watch register pair by setting all three enables bits and reading them back to see which ones were actually set.

It is implementation dependent whether a data watch is triggered by a prefetch, CACHE, or SYNCI (Release 2 and subsequent releases only) instruction whose address matches the Watch register address match conditions.

Figure 9-34 shows the format of the WatchLo register; Table 9.43 describes the WatchLo register fields.

### Figure 9-34 WatchLo Register Format



### Table 9.43 WatchLo Register Field Descriptions

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
VAddr	313	This field specifies the virtual address to match. Note that this is a doubleword address, since bits [2:0] are used to control the type of match.	R/W Undefined Required		
I	2	If this bit is one, watch exceptions are enabled for instruction fetches that match the address and are actually issued by the processor (speculative instructions never cause Watch exceptions).  If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional

**Table 9.43 WatchLo Register Field Descriptions** 

Fie	lds		Pond /	Reset		
Name	Bits	Description	110000			
R	1	If this bit is one, watch exceptions are enabled for loads that match the address.  For the purposes of the MIPS16e PC-relative load instructions, the PC-relative reference is considered to be a data, rather than an instruction reference. That is, the watchpoint is triggered only if this bit is a 1.  If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional	
W	0	If this bit is one, watch exceptions are enabled for stores that match the address.  If this bit is not implemented, writes to it must be ignored, and reads must return zero.	R/W	0	Optional	

# 9.38 WatchHi Register (CP0 Register 19)

### **Compliance Level:** *Optional.*

The *WatchLo* and *WatchHi* registers together provide the interface to a watchpoint debug facility which initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the *EXL* and *ERL* bits are zero in the *Status* register. If either bit is a one, the *WP* bit is set in the *Cause* register, and the watch exception is deferred until both the *EXL* and *ERL* bits are zero.

An implementation may provide zero or more pairs of WatchLo and WatchHi registers, referencing them via the select field of the MTC0/MFC0 instructions, and each pair of Watch registers may be dedicated to a particular type of reference (e.g., instruction or data). Software may determine if at least one pair of WatchLo and WatchHi registers are implemented via the WR bit of the Config1 register. If the M bit is one in the WatchHi register reference with a select field of 'n', another WatchHi/WatchLo pair is implemented with a select field of 'n+1'.

The *WatchHi* register contains information that qualifies the virtual address specified in the *WatchLo* register: an *ASID*, a *G*(lobal) bit, an optional address mask, and three bits (*I*, *R*, and *W*) which denote the condition that caused the watch register to match. If the *G* bit is one, any virtual address reference that matches the specified address will cause a watch exception. If the *G* bit is a zero, only those virtual address references for which the *ASID* value in the *WatchHi* register matches the *ASID* value in the *EntryHi* register cause a watch exception. The optional mask field provides address masking to qualify the address specified in *WatchLo*.

The *I*, *R*, and *W* bits are set by the processor when the corresponding watch register condition is satisfied and indicate which watch register pair (if more than one is implemented) and which condition matched. When set by the processor, each of these bits remain set until cleared by software. All three bits are "write one to clear", such that software must write a one to the bit in order to clear its value. The typical way to do this is to write the value read from the *WatchHi* register back to *WatchHi*. In doing so, only those bits which were set when the register was read are cleared when the register is written back.

Figure 9-35 shows the format of the WatchHi register; Table 9.44 describes the WatchHi register fields.

### Figure 9-35 WatchHi Register Format

31	30	29	24	23 16	15	12	11	3	2	1	0	
M	G	0		ASID	0		Mask		I	R	w	

# Table 9.44 WatchHi Register Field Descriptions

Fie	lds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
M	31	If this bit is one, another pair of <i>WatchHi/WatchLo</i> registers is implemented at a MTC0 or MFC0 select field value of 'n+1'	R	Preset	Required

Table 9.44 WatchHi Register Field Descriptions

Fie	elds		517	<b>D</b>	
Name	Bits	Description	Read / Reset Write State Compl		Compliance
G	30	If this bit is one, any address that matches that specified in the <i>WatchLo</i> register will cause a watch exception. If this bit is zero, the <i>ASID</i> field of the <i>WatchHi</i> register must match the <i>ASID</i> field of the <i>EntryHi</i> register to cause a watch exception.	R/W Undefined		Required
ASID	2316	ASID value which is required to match that in the EntryHi register if the G bit is zero in the WatchHi register.	R/W	Undefined	Required
Mask	113	Optional bit mask that qualifies the address in the <i>WatchLo</i> register. If this field is implemented, any bit in this field that is a one inhibits the corresponding address bit from participating in the address match. If this field is not implemented, writes to it must be ignored, and reads must return zero. Software may determine how many mask bits are implemented by writing ones the this field and then reading back the result.	R/W	Undefined	Optional
I	2	This bit is set by hardware when an instruction fetch condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	W1C Undefined	
R	1	This bit is set by hardware when a load condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.			Required (Release 2)
W	0	This bit is set by hardware when a store condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C Undefined Required (Release 2)		
0	2924, 1512	Must be written as zero; returns zero on read.	0	0	Reserved

# 9.39 Reserved for Implementations (CP0 Register 22, all Select values)

Compliance Level: Implementation Dependent.

CP0 register 22 is reserved for implementation dependent use and is not defined by the architecture.

# 9.40 Debug Register (CP0 Register 23, Select 0) **Compliance Level:** *Optional.* The Debug register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

	9.40 Debug Register (CP0 Register 23, Select 0)

# 9.41 Debug2 Register (CP0 Register 23, Select 6) **Compliance Level:** *Optional.* The Debug2 register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

# 9.42 DEPC Register (CP0 Register 24)

**Compliance Level:** *Optional.* 

The *DEPC* register is a read-write register that contains the address at which processing resumes after a debug exception has been serviced. It is part of the EJTAG specification and the reader is referred there for the format and description of the register. All bits of the *DEPC* register are significant and must be writable.

When a debug exception occurs, the processor writes the *DEPC* register with,

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction, when the exception causing instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set.

The processor reads the DEPC register as the result of execution of the DERET instruction.

Software may write the *DEPC* register to change the processor resume address and read the *DEPC* register to determine at what address the processor will resume.

# 9.42.1 Special Handling of the DEPC Register in Processors That Implement the MIPS16e ASE or microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or the microMIPS32 base architecture, the *DEPC* register requires special handling.

When the processor writes the *DEPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
DEPC \leftarrow resumePC_{31..1} \parallel ISAMode_0
```

"resumePC" is the address at which processing resumes, as described above.

When the processor reads the DEPC register, it distributes the bits to the PC and ISA Mode registers:

$$\begin{array}{ll} \mathtt{PC} \leftarrow \mathtt{DEPC}_{31..1} \parallel \mathtt{0} \\ \mathtt{ISAMode} \leftarrow \mathtt{DEPC}_{0} \\ \end{array}$$

Software reads of the *DEPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *DEPC* register store a new value which is interpreted by the processor as described above.

# 9.43 Performance Counter Register (CP0 Register 25)

### Compliance Level: Recommended.

The Architecture supports implementation dependent performance counters that provide the capability to count events or cycles for use in performance analysis. If performance counters are implemented, each performance counter consists of a pair of registers: a 32-bit control register and a 32-bit counter register. To provide additional capability, multiple performance counters may be implemented.

Performance counters can be configured to count implementation dependent events or cycles under a specified set of conditions that are determined by the control register for the performance counter. The counter register increments once for each enabled event. When the most significant bit of the counter register is a one (the counter overflows), the performance counter optionally requests an interrupt. In implementations of Release 1 of the Architecture, this interrupt is combined in a implementation-dependent way with hardware interrupt 5. In Release 2 of the Architecture, pending interrupts from all performance counters are ORed together to become the *PCI* bit in the *Cause* register, and are prioritized as appropriate to the interrupt mode of the processor. Counting continues after a counter register overflow whether or not an interrupt is requested or taken.

Each performance counter is mapped into even-odd select values of the *PerfCnt* register: Even selects access the control register and odd selects access the counter register. Table 9.45 shows an example of two performance counters and how they map into the select values of the *PerfCnt* register.

Table 9.45 Example Performance Counter Usage of the PerfCnt CP0 Register

Performance Counter	PerfCnt Register Select Value	PerfCnt Register Usage
0	PerfCnt, Select 0	Control Register 0
	PerfCnt, Select 1	Counter Register 0
1	PerfCnt, Select 2	Control Register 1
	PerfCnt, Select 3	Counter Register 1

More or less than two performance counters are also possible, extending the select field in the obvious way to obtain the desired number of performance counters. Software may determine if at least one pair of Performance Counter Control and Counter registers is implemented via the PC bit in the Config1 register. If the M bit is one in the Performance Counter Control register referenced via a select field of 'n', another pair of Performance Counter Control and Counter registers is implemented at the select values of 'n+2' and 'n+3'.

The Control Register associated with each performance counter controls the behavior of the performance counter. Figure 9-36 shows the format of the Performance Counter Control Register; Table 9.46 describes the Performance Counter Control Register fields.

Figure 9-36 Performance Counter Control Register Format

31	30	29	25	24	16	15	14	11	10	5	4	3	2	1	0	
M	W		Impl	0		PC T D	EventEx	t	Event		IE	U	S	K	EXL	

**Table 9.46 Performance Counter Control Register Field Descriptions** 

Fiel	ds			5	5	
Name	Bits	-	Description	Read / Write	Reset State	Compliance
M	31	Control and Co	If this bit is a one, another pair of Performance Counter Control and Counter registers is implemented at a MTC0 or MFC0 select field value of 'n+2' and 'n+3'.			Required
W	30	bits wide on a M	e corresponding Counter register is 64 MIPS64/microMIPS64 processor. Unused hicroMIPS32 processor.	R	Preset	Required
Impl	29:25	This field is implified by the arch	plementation dependent and is not speci- itecture.		Undefined	Optional
		If not used by the zero; returns ze	he implementation, must be written as ro on read.		0 if not used by the implemen- tation	
0	2416	Must be written	as zero; returns zero on read	0	0	Reserved
PCTD	15	The PDTrace far ability to trace bit is used to differ the from being trace.	ounter Trace Disable. acility (revision 6.00 and higher) has the Performance Counter in its output. This sable the specified performance counter ed when performance counter trace is erformance counter trace event is trig-	RW	0	Required if PDTrace Perfor- mance Counter Tracing feature is implemented.
		Encoding	Meaning			
		0	Tracing is enabled for this counter.			
		1	Tracing is disabled for this counter.			
EventExt	1411	the 64 encoding EventExt field a such instances t of the two field.	nentations which support more than the gs possible in the 6-bit Event field, the acts as an extension to the Event field. In the event selection is the concatentation s, i.e., EventExt Event.  width is implementation dependent. Any implemented read as zero and are e.	RW	Undefined	Optional
Event	105	Counter Registed dependent, but tions, memory attions, cache and Implementation counters allow a	nt to be counted by the corresponding er. The list of events is implementation typical events include cycles, instructeference instructions, branch instructions. TLB misses, etc. as that support multiple performance ratios of events, e.g., cache miss ratios if memory references are selected as the bunters	R/W	Undefined	Required

**Table 9.46 Performance Counter Control Register Field Descriptions** 

Fiel	lds			Bood /	Poset		
Name	Bits		Description	Read / Write	Reset State	Compliance	
IE	4	corresponding c bit of the counte counter or bit 63 W bit in this reg Note that this bi The actual intern	Interrupt Enable. Enables the interrupt request when the corresponding counter overflows (the most significant bit of the counter is one. This is bit 31 for a 32-bit wide counter or bit 63 of a 64-bit wide counter, denoted by the W bit in this register).  Note that this bit simply enables the interrupt request. The actual interrupt is still gated by the normal interrupt masks and enable in the <i>Status</i> register.		0	Required	
		Encoding	Meaning				
		0	Performance counter interrupt disabled Performance counter interrupt enabled				
U	3	3.4 "User Mode which the proce	Enables event counting in User Mode. Refer to Section 3.4 "User Mode" on page 20 for the conditions under which the processor is operating in User Mode.		Undefined	Required	
		Encoding	Meaning				
		0	Disable event counting in User Mode				
		1	Enable event counting in User Mode				
S	2	processors that i Section 3.3 "Su ditions under what visor mode. If the processor	ounting in Supervisor Mode (for those implement Supervisor Mode). Refer to pervisor Mode" on page 19 for the connich the processor is operating in Superdoes not implement Supervisor Mode, ignored on write and return zero on read.	R/W	Undefined	Required	
		Encoding	Meaning				
		0	Disable event counting in Supervisor Mode				
		1	Enable event counting in Supervisor Mode				
K	1	Enables event counting in Kernel Mode. Unlike the usual definition of Kernel Mode as described in Section 3.2 "Kernel Mode" on page 19, this bit enables event counting only when the EXL and ERL bits in the <i>Status</i> register are zero.		R/W	Undefined	Required	
		Encoding	Meaning				
		0	Disable event counting in Kernel Mode				
		1	Enable event counting in Kernel Mode				

**Table 9.46 Performance Counter Control Register Field Descriptions** 

Fiel	ds				Reset	
Name	Bits		Description	Read / Write	State	Compliance
EXL	0		Enables event counting when the EXL bit in the <i>Status</i> register is one and the ERL bit in the <i>Status</i> register is zero.		Undefined	Required
		Encoding	Meaning			
		0	Disable event counting while EXL = 1, ERL = 0			
		1	Enable event counting while EXL = 1, ERL = 0			
			er enabled when the ERL bit in the <i>Sta</i> ne DM bit in the <i>Debug</i> register is one.			

The Counter Register associated with each performance counter increments once for each enabled event. Figure 9-37 shows the format of the Performance Counter Counter Register; Table 9.47 describes the Performance Counter Counter Register fields.

Figure 9-37 Performance Counter Counter Register Format



#### **Table 9.47 Performance Counter Counter Register Field Descriptions**

Fie	Fields		Read/		
Name	Bits	Description			Compliance
Event Count	310	Increments once for each event that is enabled by the corresponding Control Register. When the most significant bit is one, a pending interrupt request is ORed with those from other performance counters and indicated by the PCI bit in the <i>Cause</i> register.	R/W	Undefined	Required

### **Programming Note:**

In Release 2 of the Architecture, the EHB instruction can be used to make interrupt state changes visible when the IE field of the Control register or the Event Count Field of the Counter register are written. See sECTION 6.1.2.1 "Software Hazards and the Interrupt System" on page 54.

# 9.44 ErrCtl Register (CP0 Register 26, Select 0)

Compliance Level: Optional.

The *ErrCtl* register provides an implementation dependent diagnostic interface with the error detection mechanisms implemented by the processor. This register has been used in previous implementations to read and write parity or ECC information to and from the primary or secondary cache data arrays in conjunction with specific encodings of the Cache instruction or other implementation-dependent method. The exact format of the *ErrCtl* register is implementation dependent and not specified by the architecture. Refer to the processor specification for the format of this register and a description of the fields.

# 9.45 CacheErr Register (CP0 Register 27, Select 0)

Compliance Level: Optional.

The *CacheErr* register provides an interface with the cache error detection logic that may be implemented by a processor.

The exact format of the *CacheErr* register is implementation dependent and not specified by the architecture. Refer to the processor specification for the format of this register and a description of the fields.

# 9.46 TagLo Register (CP0 Register 28, Select 0, 2)

**Compliance Level:** *Required* if a cache is implemented; *Optional* otherwise.

The *TagLo* and *TagHi* registers are read/write registers that act as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the *TagLo* and *TagHi* registers as the source or sink of tag information, respectively.

The exact format of the *TagLo* and *TagHi* registers is implementation dependent. Refer to the processor specification for the format of this register and a description of the fields.

However, software must be able to write zeros into the *TagLo* and *TagHi* registers and then use the Index Store Tag cache operation to initialize the cache tags to a valid state at powerup.

It is implementation dependent whether there is a single *TagLo* register that acts as the interface to all caches, or a dedicated *TagLo* register for each cache. If multiple *TagLo* registers are implemented, they occupy the even select values for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. Whether individual *TagLo* registers are implemented or not for each cache, processors must accept a write of zero to select 0 and select 2 of *TagLo* as part of the software process of initializing the cache tags at powerup.

# 9.47 DataLo Register (CP0 Register 28, Select 1, 3)

**Compliance Level:** Optional.

The DataLo and DataHi registers are registers that act as the interface to the cache data array and are intended for diagnostic operation only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the DataLo and DataHi registers.

The exact format and operation of the *DataLo* and *DataHi* registers is implementation dependent. Refer to the processor specification for the format of this register and a description of the fields.

It is implementation dependent whether there is a single *DataLo* register that acts as the interface to all caches, or a dedicated *DataLo* register for each cache. If multiple *DataLo* registers are implemented, they occupy the odd select values for this register encoding, with select 1 addressing the instruction cache and select 3 addressing the data cache.

# 9.48 TagHi Register (CP0 Register 29, Select 0, 2)

**Compliance Level:** Required if a cache is implemented; Optional otherwise.

The *TagLo* and *TagHi* registers are read/write registers that act as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the *TagLo* and *TagHi* registers as the source or sink of tag information, respectively.

The exact format of the *TagLo* and *TagHi* registers is implementation dependent. Refer to the processor specification for the format of this register and a description of the fields. However, software must be able to write zeros into the *TagLo* and *TagHi* registers and the use the Index Store Tag cache operation to initialize the cache tags to a valid state at powerup.

It is implementation dependent whether there is a single *TagHi* register that acts as the interface to all caches, or a dedicated *TagHi* register for each cache. If multiple *TagHi* registers are implemented, they occupy the even select values for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. Whether individual *TagHi* registers are implemented or not for each cache, processors must accept a write of zero to select 0 and select 2 of *TagHi* as part of the software process of initializing the cache tags at powerup.

# 9.49 DataHi Register (CP0 Register 29, Select 1, 3)

**Compliance Level:** Optional.

The *DataLo* and *DataHi* registers are registers that act as the interface to the cache data array and are intended for diagnostic operation only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataLo* and *DataHi* registers.

The exact format and operation of the *DataLo* and *DataHi* registers is implementation dependent. Refer to the processor specification for the format of this register and a description of the fields.

# 9.50 ErrorEPC (CP0 Register 30, Select 0)

Compliance Level: Required.

The *ErrorEPC* register is a read-write register, similar to the *EPC* register, at which processing resumes after a Reset, Soft Reset, Nonmaskable Interrupt (NMI) or Cache Error exceptions (collectively referred to as error exceptions). Unlike the *EPC* register, there is no corresponding branch delay slot indication for the *ErrorEPC* register. All bits of the *ErrorEPC* register are significant and must be writable.

When an error exception occurs, the processor writes the *ErrorEPC* register with:

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction when the error causing instruction is in a branch delay slot.

The processor reads the *ErrorEPC* register as the result of execution of the ERET instruction.

Software may write the *ErrorEPC* register to change the processor resume address and read the *ErrorEPC* register to determine at what address the processor will resume

Figure 9-38 shows the format of the ErrorEPC register; Table 9.48 describes the ErrorEPC register fields.

#### Figure 9-38 ErrorEPC Register Format



## **Table 9.48 ErrorEPC Register Field Descriptions**

Field	ds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
ErrorEPC	310	Error Exception Program Counter	R/W	Undefined	Required

# 9.50.1 Special Handling of the ErrorEPC Register in Processors That Implement the MIPS16e ASE or microMIPS32 Base Architecture

In processors that implement the MIPS16e ASE or microMIPS32 base architecture, the *ErrorEPC* register requires special handling.

When the processor writes the *ErrorEPC* register, it combines the address at which processing resumes with the value of the *ISA Mode* register:

```
ErrorEPC \leftarrow resumePC_{31..1} \parallel ISAMode_0
```

190MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

<sup>&</sup>quot;resumePC" is the address at which processing resumes, as described above.

When the processor reads the *ErrorEPC* register, it distributes the bits to the *PC* and *ISAMode* registers:

$$PC \leftarrow ErrorEPC_{31..1} \parallel 0$$
 $ISAMode \leftarrow ErrorEPC_0$ 

Software reads of the *ErrorEPC* register simply return to a GPR the last value written with no interpretation. Software writes to the *ErrorEPC* register store a new value which is interpreted by the processor as described above.

# 9.51 DESAVE Register (CP0 Register 31)

**Compliance Level:** Optional.

The DESAVE register is part of the EJTAG specification. Refer to that specification for the format and description of this register.

The *DESAVE* register is meant to be used solely while in Debug Mode. If kernel mode software uses this register, it would conflict with debugging kernel mode software. For that reason, it is strongly recommended that kernel mode software not use this register. If the *KScratch*\* registers are implemented, kernel software can use those registers.

	9.51	DESAVE Register (CP0 Register	31)
MIDOO Analiita shara Fan Dan waxayayaya Walanza III. Tha MIDOOO analani wa MIDOO	OTM 5	Note the search December 4 and the state of the December 4	

# 9.52 KScratchn Registers (CP0 Register 31, Selects 2 to 7)

Compliance Level: Optional, KScratch1 and KScratch2 at selects 2, 3 are recommended.

The KScratchn registers are read/write registers available for scratch pad storage by kernel mode software. These registers are 32bits in width for 32-bit processors and 64bits for 64-bit processors.

The existence of these registers is indicated by the KScrExist field within the *Config4* register. The KScrExist field specifies which of the selects are populated with a kernel scratch register.

Debug Mode software should not use these registers, instead debug software should use the DESAVE register. If EJTAG is implemented, select 0 should not be used for a KScratch register. Select 1 is being reserved for future debug use and should not be used for a KScratch register.

#### Figure 9-39 KScratchn Register Format



## Table 9.49 KScratchn Register Field Descriptions

Fie	Fields		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
Data	31:0	Scratch pad data saved by kernel software.	R/W	Undefined	Optional

# **Alternative MMU Organizations**

The main body of this specification describes the TLB-based MMU organization. This appendix describes other potential MMU organizations.

# A.1 Fixed Mapping MMU

As an alternative to the full TLB-based MMU, the MIPS32/microMIPS32 Architecture supports a lightweight memory management mechanism with fixed virtual-to-physical address translation, and no memory protection beyond what is provided by the address error checks required of all MMUs. This may be useful for those applications which do not require the capabilities of a full TLB-based MMU.

#### A.1.1 Fixed Address Translation

Address translation using the Fixed Mapping MMU is done as follows:

- Kseg0 and Kseg1 addresses are translated in an identical manner to the TLB-based MMU: they both map to the low 512MB of physical memory.
- Useg/Suseg/Kuseg addresses are mapped by adding 1GB to the virtual address when the ERL bit is zero in the Status register, and are mapped using an identity mapping when the ERL bit is one in the Status register.
- Sseg/Ksseg/Kseg2/Kseg3 addresses are mapped using an identity mapping.

Supervisor Mode is not supported with a Fixed Mapping MMU.

Table A.1 lists all mappings from virtual to physical addresses. Note that address error checking is still done before the translation process. Therefore, an attempt to reference kseg0 from User Mode still results in an address error exception, just as it does with a TLB-based MMU.

**Table A.1 Physical Address Generation from Virtual Addresses** 

Commont		Generates Phy	sical Address
Segment Name	Virtual Address	Status <sub>ERL</sub> = 0	Status <sub>ERL</sub> = 1
useg suseg kuseg	0x0000 0000 through 0x7FFF FFFF	0x4000 0000 through 0xBFFF FFFF	0x0000 0000 through 0x7FFF FFFF
kseg0	0x8000 0000 through 0x9FFF FFFF	0x0000 0000 through 0x1FFF FFFF	

**Table A.1 Physical Address Generation from Virtual Addresses (Continued)** 

0		Generates Phy	ysical Address	
Segment Name	Virtual Address	Status <sub>ERL</sub> = 0	Status <sub>ERL</sub> = 1	
kseg1	0xA000 0000 through 0xBFFF FFFF	0x0000 0000 through 0x0x1FFF FFFF		
sseg ksseg kseg2	0xC000 0000 through 0xDFFF FFFF	0xC000 0000 through 0xDFFF FFFF		
kseg3	0xE000 0000 through 0xFFFF FFFF	thro	0 0000 ough F FFFF	

Note that this mapping means that physical addresses  $0 \times 2000 \ 0000$  through  $0 \times 3$  FFF FFFF are inaccessible when the ERL bit is off in the *Status* register, and physical addresses  $0 \times 8000 \ 0000$  through  $0 \times B$ FFF FFFF are inaccessible when the ERL bit is on in the *Status* register.

Figure A-1 shows the memory mapping when the ERL bit in the *Status* register is zero; Figure A-2 shows the memory mapping when the ERL bit is one.




Figure A-1 Memory Mapping when ERL = 0




Figure A-2 Memory Mapping when ERL = 1

## A.1.2 Cacheability Attributes

Because the TLB provided the cacheability attributes for the kuseg, kseg2, and kseg3 segments, some mechanism is required to replace this capability when the fixed mapping MMU is used. Two additional fields are added to the *Config* register whose encoding is identical to that of the K0 field. These additions are the K23 and KU fields which control the cacheability of the kseg2/kseg3 and the kuseg segments, respectively. Note that when the ERL bit is on in the *Status* register, kuseg data references are always treated as uncacheable references, independent of the value of the KU field. The operation of the processor is **UNDEFINED** if the ERL bit is set while the processor is executing instructions from kuseg.

The cacheability attributes for kseg0 and kseg1 are provided in the same manner as for a TLB-based MMU: the cacheability attribute for kseg0 comes from the K0 field of *Config*, and references to kseg1 are always uncached.

Figure A-3 shows the format of the additions to the *Config* register; Table A.2 describes the new *Config* register fields.

#### Figure A-3 Config Register Additions

31	30 28	27 25	24 16	15	14 13	12 10	9 7	6 4	3	2 0	
M	K23	KU	0	BE	AT	AR	MT	0	VI	K0	

## **Table A.2 Config Register Field Descriptions**

Fields			Pood/		
Name	Bits	Description	Read/ Write Reset State Complia		Compliance
K23	30:28	Kseg2/Kseg3 cacheability and coherency attribute. See Table 9.9 on page 98 for the encoding of this field.	R/W	Undefined	Required
KU	27:25	Kuseg cacheability and coherency attribute when Status <sub>ERL</sub> is zero. See Table 9.9 on page 98 for the encoding of this field.	R/W	Undefined	Required

# A.1.3 Changes to the CP0 Register Interface

Relative to the TLB-based address translation mechanism, the following changes are necessary to the CP0 register interface:

- The Index, Random, EntryLo0, EntryLo1, Context, PageMask, Wired, and EntryHi registers are no longer required and may be removed. The effects of a read or write to these registers are UNDEFINED.
- The TLBWR, TLBWI, TLBP, and TLBR instructions are no longer required and must cause a Reserved Instruction Exception.

## A.2 Block Address Translation

This section describes the architecture for a block address translation (BAT) mechanism that reuses much of the hardware and software interface that exists for a TLB-Based virtual address translation mechanism. This mechanism has the following features:


- It preserves as much as possible of the TLB-Based interface, both in hardware and software.
- It provides independent base-and-bounds checking and relocation for instruction references and data references.
- It provides optional support for base-and-bounds relocation of kseg2 and kseg3 virtual address regions.

## A.2.1 BAT Organization

The BAT is an indexed structure which is used to translate virtual addresses. It contains pairs of instruction/data entries which provide the base-and-bounds checking and relocation for instruction references and data references, respectively. Each entry contains a page-aligned bounds virtual page number, a base page frame number (whose

width is implementation dependent), a cache coherence field (C), a dirty (D) bit, and a valid (V) bit. Figure A-4 shows the logical arrangement of a BAT entry.

Figure A-4 Contents of a BAT Entry



The BAT is indexed by the reference type and the address region to be checked as shown in Table A.3.

Reference **Entry Index** Type **Address Region** 0 Instruction useg/kuseg 1 Data 2 Instruction kseg2 (or kseg2 and kseg3) 3 Data 4 Instruction kseg3 5 Data

**Table A.3 BAT Entry Assignments** 

Entries 0 and 1 are required. Entries 2, 3, 4 and 5 are optional and may be implemented as necessary to address the needs of the particular implementation. If entries for kseg2 and kseg3 are not implemented, it is implementation-dependent how, if at all, these address regions are translated. One alternative is to combine the mapping for kseg2 and kseg3 into a single pair of instruction/data entries. Software may determine how many BAT entries are implemented by looking at the MMU Size field of the *Config1* register.

#### A.2.2 Address Translation

When a virtual address translation is requested, the BAT entry that is appropriate to the reference type and address region is read. If the virtual address is greater than the selected bounds address, or if the valid bit is off in the entry, a TLB Invalid exception of the appropriate reference type is initiated. If the reference is a store and the D bit is off in the entry, a TLB Modified exception is initiated. Otherwise, the base PFN from the selected entry, shifted to align with bit 12, is added to the virtual address to form the physical address. The BAT process can be described as follows:

```
\begin{split} & \mathrm{i} \leftarrow \mathrm{SelectIndex} \ (\mathrm{reftype}, \ \mathrm{va}) \\ & \mathrm{bounds} \leftarrow \mathrm{BAT[i]}_{\mathrm{BoundsVPN}} \ | \ | \ 1^{12} \\ & \mathrm{pfn} \leftarrow \mathrm{BAT[i]}_{\mathrm{BasePFN}} \\ & \mathrm{c} \leftarrow \mathrm{BAT[i]}_{\mathrm{C}} \\ & \mathrm{d} \leftarrow \mathrm{BAT[i]}_{\mathrm{D}} \\ & \mathrm{v} \leftarrow \mathrm{BAT[i]}_{\mathrm{V}} \\ & \mathrm{if} \ (\mathrm{va} > \mathrm{bounds}) \ \mathrm{or} \ (\mathrm{v} = \mathrm{0}) \ \mathrm{then} \\ & \quad \mathrm{InitiateTLBInvalidException}(\mathrm{reftype}) \\ & \mathrm{endif} \\ & \mathrm{if} \ (\mathrm{d} = \mathrm{0}) \ \mathrm{and} \ (\mathrm{reftype} = \mathrm{store}) \ \mathrm{then} \\ & \quad \mathrm{InitiateTLBModifiedException}() \end{split}
```

200MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

```
endif pa \leftarrow va + (pfn \mid \mid 0^{12})
```

Making all addresses out-of-bounds can only be done by clearing the valid bit in the BAT entry. Setting the bounds value to zero leaves the first virtual page mapped.

## A.2.3 Changes to the CP0 Register Interface

Relative to the TLB-based address translation mechanism, the following changes are necessary to the CP0 register interface:

- The Index register is used to index the BAT entry to be read or written by the TLBWI and TLBR instructions.
- The *EntryHi* register is the interface to the BoundsVPN field in the BAT entry.
- The EntryLo0 register is the interface to the BasePFN and C, D, and V fields of the BAT entry. The register has
  the same format as for a TLB-based MMU.
- The Random, EntryLo1, Context, PageMask, and Wired registers are eliminated. The effects of a read or write to these registers is **UNDEFINED**.
- The TLBP and TLBWR instructions are unnecessary. The TLBWI and TLBR instructions reference the BAT entry whose index is contained in the *Index* register. The effects of executing a TLBP or TLBWR are UNDE-FINED, but processors should signal a Reserved Instruction Exception.

# A.3 Dual Variable-Page-Size and Fixed-Page-Size TLBs

Most MIPS CPU cores implement a fully associative Joint TLB. Unfortunately, such fully-associative structures can be slow, can require a large amount of logic components to implement and can dissipate a lot of power. The number of entries for a fully associative array that can be practically implemented is not large.

In high performance systems, it is desirable to minimize the frequency of TLB misses. In small and low-cost systems, it is desirable to keep the implementation costs of a TLB to a minimum. This section describes an optional alternative MMU configuration which decreases the implementation costs of a small TLB as well as allows for a TLB that can map a very large number of pages to be reasonably implemented.

## A.3.1 MMU Organization

This alternative MMU configuration uses two TLB structures.

- 1. This first TLB is called the Fixed-Page-Size TLB or the FTLB.
  - At any one time, all entries within the FTLB use a shared, common page size.
  - The FTLB is not fully-associative, but rather set associative.
  - The number of ways per set is implementation specific.
  - The number of sets is implementation specific.
  - The common page size is also implementation specific.
  - The common page size is allowed to be software configurable. The choice of the common page size is done
    once for the entire FTLB, not on a per-entry basis. This configuration by software can only be done after a
    full flush/initialization of the FTLB, before there are any valid entries within the FTLB. Implementations are
    also allowed to support only one page size for the FTLB in that case, the FTLB page size is fixed by hardware and not software configurable.
- 2. The second TLB is called the Variable-Page-Size TLB or the VTLB.
  - The choice of page size is done on a per-entry basis. That is, one VTLB entry can use a pagesize that is different from the size used by another VTLB entry.
  - The VTLB is fully-associative.
  - The number of entries is implementation specific.
  - The set of allowable page sizes for VTLB entries is implementation specific.

Just as for the JTLB, both the FTLB and VTLB are shared between the instruction stream and the data stream. For address translation, the virtual address is presented to both the FTLB and VTLB in parallel. Entries in both structures are accessed in parallel to search for the physical address.

The use of two TLB structures has these benefits:

• The implementation costs of building a set-associative TLB with many entries can be much less than that of implementing a large fully-associative TLB.

• The existence of a VTLB retains the capability of using large pages to map large sections of physical memory without consuming a large number of entries in the FTLB.

Random replacement of pages in the MMU happens mainly in the FTLB. In most operating systems, on-demand paging only uses one page size so the FTLB is sufficient for this purpose. Some of the address bits of the specified virtual address are used to index into the FTLB as appropriate for the chosen FTLB array size. The method of choosing which FTLB way to modify is implementation specific.

The VTLB is very similar to the JTLB. The *CO\_PageMask* register is used to program the page size used for a particular VTLB entry.

The configuration of the FTLB is reflected in the FTLB fields within the new *CO\_Config4* register. The size of the VTLB is reflected in the *CO\_Config1*<sub>MMUSize-1</sub> field. The presense of the dual FTLB and VTLB is denoted by the value of 0x4 in *CO\_Config*<sub>MT</sub> register field. These registers are described in "Changes to the COP0 Registers" on page 206.

Most implementations would choose to build a VTLB with a smaller number of entries and a FTLB with a larger number of entries. This combination allows for many on-demand fixed-sized pages as well as for a small number of large address blocks to be simultaneously mapped by the MMU.

## A.3.2 Programming Interface

The software programming interface used for the fully-associative JTLB is maintained as much as possible to decrease the amount of software porting.

Also for that purpose, each entry in the FTLB as well as the VTLB use one tag (VPN2) to map two physical pages (PFN), just as in the JTLB. The entries in either array are accessed through the CO\_EntryHi and CO\_EntryLoO/1 registers.

Entries in either array (FTLB or VTLB) can be accessed with the TLBWI and TLBWR instructions.

The PageMask register is used to set the page size for the VTLB entries. This register is also used to choose which array (FTLB or VTLB) to write for the TLBWR instruction.

For the rest of this section, the following parameters are used:

- 3. FPageSize the page size used by the FTLB entries
- 4. FSetSize Number of entries in one way of the FTLB.
- 5. FWays Number of ways within a set of the FTLB.
- 6. VIndex Number of entries in the VTLB.

For the *CO\_Index*, the *CO\_Wired* registers, the TLBP, TLBR and TLBWI instructions; the VTLB occupies indices 0 to VIndex-1. The FTLB occupies indices VIndex to VIndex + (FSetSize \* FWays)-1.

The TLBP instruction produces a value which can be used by the TLBWI instruction without modification by software. When referring to the FTLB, the value is the concatentation of the selected FTLB way and set, and incremented by the size of the VTLB. For example, {selected FTLB Way, selected FTLB Set} + VIndex.

#### **Alternative MMU Organizations**

If CO\_PageMask is set to the page size used by the FTLB, the TLBWR instruction modifies entries within the FTLB.

How the FTLB set-associative array is indexed is implementation specific. In any indexing scheme, the least significant address bit that can be used for indexing is  $log_2(FPageSize)+1$ . The number of index bits needed to select the correct set within the FTLB array is  $log_2(FSetSize)$ .

Since the FTLB array can be modified through the TLBWI instruction, it is possible for software to choose an inappropriate FTLB index value for the specified virtual address. In this case, it is implementation specific whether a Machine Check exception is generated for the TLBWI instruction.

The method of choosing which FTLB way to modify is implementation specific.

If *CO\_PageMask* is not set to the pagesize used by the FTLB, the TLBWR instruction modifies entries within the VTLB. The VTLB entry to be written is specified by the log<sub>2</sub>(VIndex) least significant bits of the *CO\_Random* register value.

For both the TLBWR and TLBWI instruction, it is implementation specific whether both (FTLB and VTLB) arrays are checked for duplicate or overlapping entries and whether a Machine Check exception is generated for these cases.

#### A.3.2.1 Example with chosen FTLB and VTLB sizes

As an example, let's assume an implementation chooses these values:

- 1. FPageSize 4KB used by the FTLB entries
- 2. FSetSize 128 in one way of the FTLB.
- 3. FWays 4 ways within a set of the FTLB. (The FTLB has (128 sets x 4 ways/set) 512 entries, capable of mapping (512 entries x 2 pages/entry x 4KB/page) 4MB of address space simultaneously.
- 4. VIndex 8 entries in the VTLB.

For the *CO\_Index*, the *CO\_Wired* registers, the TLBP, TLBR and TLBWI instructions; the VTLB occupies indices 0 to 7. The FTLB occupies indices 8 to 519.

The FTLB entries have a VPN2 field which starts at virtual address bit 12.

The least significant virtual address bit that can be used for FTLB indexing is virtual address 13. To index the FTLB set-associative array, 7 index bits are needed.

In this simple example, the design uses contiguous virtual address bits directly for indexing the FTLB ( it does not create a hash for the FTLB indexing). The FTLB set-associative array is indexed using virtual address bits 19:13. The TLBWR instruction uses these address bits held in *CO\_EntryHi*.

In this simple example, the design uses a cycle counter of 2 bits for way selection within the FTLB.

The Random register field within CO\_Random is 3 bits wide to select the entry within the VTLB.

## A.3.3 Changes to the TLB Instructions

#### **TLBP**

Both the VTLB and the FTLB are probed in parallel for the specified virtual address.

If the address hits in the VTLB, CO\_Index specifies the entry within the VTLB [ a value within 0 to VIndex-1].

If the address hits in the FTLB, *CO\_Index* specifies the entry within the FTLB [a value within VIndex to VIndex+(FSetSize \* FWays)-1]. Which bits are used to encode the selected FTLB set as opposed to which bits are used to encode the selected FTLB way is implementation specific, but must match what is expected by the TLBWI instruction implementation. *CO\_PageMask* reflects the pagesize used by the FTLB.

#### **TLBR**

Either a VTLB entry or a FTLB entry is read depending on the specified index in CO\_Index.

Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB.

#### **TLBWI**

Either the VTLB or FTLB entry is written depending on the specified index in CO\_Index.

Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB.

It is implementation specific if the hardware checks the VPN2 field of *CO\_EntryHi* is appropriate for the specified set within the FTLB. The implementation may generate a machine-check exception if the VPN2 field is not appropriate for the specified set.

It is implementation specific if the hardware checks both arrays (FTLB and VTLB) for valid duplicate or overlapping entries and if the hardware signals a Machine Check exception for these cases.

#### TLBWR

Either the VTLB or FTLB entry is written depending on the specified pagesize in C0\_PageMask.

If *CO\_PageMask* is set to any pagesize other than that used by the FTLB, the TLBWR instruction modifies a VTLB entry. The VTLB entry is specified by the Random register field within *CO\_Random*.

If *CO\_PageMask* is set to the pagesize used by the FTLB, the TLBWR modifies a FTLB entry. The FTLB set-associative array is indexed in an implementation-specific manner.

The method of selecting which FTLB way to modify is implementation specific.

It is implementation specific if the hardware checks both arrays (FTLB and VTLB) for valid duplicate or overlapping entries and if the hardware signals a Machine Check exception for these cases.

## A.3.4 Changes to the COP0 Registers

#### C0\_Config4 (CP0 Register 16, Select 4)

A new register introduced to reflect the FTLB configuration. *Config4*<sub>MMUExtDef</sub> register field must be set to a value of 2 to reflect that the Dual VTLB and FTLB configuration is implemented. If either *Config4* is not implemented or the *Config4*<sub>MMUExtDef</sub> field is not fixed to 2, the Dual VTLB/FTLB configuration is not implemented.

If *Config4*<sub>MMUExtDef</sub> is fixed to a value of 2, the FTLBPageSize, FTLBWays and FTLBSets fields reflect the FTLB configuration. Please refer to "Configuration Register 4 (CP0 Register 16, Select 4)" on page 165 for more detail on this register.

#### C0\_Config1 (CP0 Register 16, Select 1)

If *Config4*<sub>MMUExtDef</sub> is fixed to a value of 2, the MMUSize-1 register field is redefined to reflect only the size of the VTLB.

#### C0\_Config (CP0 Register 16, Select 0)

If Config4<sub>MT</sub> is fixed to a value of 4, the implemented MMU Type is the dual FTLB and VTLB configuration.

#### C0\_Index (CP0 Register 0, Select 0)

If *Config4*<sub>MMUExtDef</sub> is fixed to a value of 2, the register is redefined in this way:

The value held in the Index field can refer to either an entry in the FTLB or the VTLB. Index values of 0 to VIndex-1 access the VTLB. Index values VIndex to VIndex+(FSetSize \* FWays)-1 access the FTLB. Which bits in the register field which encode the FTLB set as opposed to which bits encode the FTLB way is implementation specific, but must match what is expected by the TLBWI instruction implementation.

## C0\_Random (CP0 Register 1, Select 0)

If *Config4*<sub>MMUExtDef</sub> is fixed to a value of 2, the register is redefined in this way:

If the value in *CO\_PageMask* is not set to the page-size used by the FTLB, and a TLBWR instruction is executed, a VTLB entry is modified. The Random register field is used to select the VTLB entry which is modified.

If the value in *CO\_PageMask* is set to the page-size used by the FTLB, and a TLBWR instruction is executed, a FTLB entry is modified. It is implementation specific whether the *CO\_RANDOM* register is used to select the FTLB entry.

The upper bound of the Random register field value is VIndex.

#### C0\_Wired (CP0 Register 6, Select 0)

If *Config4*<sub>MMUExtDef</sub> is fixed to a value of 2, the Wired register field can only hold a value of VIndex-1 or less. That is, only VTLB entries can be wired down.

#### C0\_PageMask (CP0 Register 5, Select 0)

If *Config4*<sub>MMUExtDef</sub> is fixed to a value of 2, the register is redefined in this way:

The Mask and MaskX field values determine whether the VTLB or the FTLB is modified by a TLBWR instruction.

The Mask and MaskX register fields do not affect the TLB address match operation for FTLB entries. The pagesize used by the FTLB entries are specified by the *Config4*<sub>FPageSize</sub> register field.

The software writeable bits in the Mask and MaskX fields reflect what page sizes are available in the VTLB. These fields do not reflect the page sizes which are available in the FTLB.

## A.3.5 Software Compatibility

One of the main software visible changes introducted by this alternative MMU are the values reported in the *CO\_Index* register. Previously, it was just a simple linear index. For this alternative MMU configuration, the value reflects both a selected way as well as a selected set when a FTLB entry is specified.

Fortunately, this Index value isn't frequently generated by software nor read by software. Instead, the contents of the *CO\_Index* register is generated by hardware upon a TLBP instruction. Software then just issues the TLBWI instruction once the *CO\_EnLo\** registers have been appropriately modified.

Another software visible change is that the MMUSize-1 field no longer reports the entire MMU size. For TLB initialization and TLB flushing, the contents of Config1<sub>MMUSize-1</sub>, Config4<sub>FTLBWays</sub> and Config4<sub>FTLBSets</sub> register fields must all be read to calculate the entire number of TLB entries that must be initialized. TLB initialization and flushing are the only times software needs to generate an Index value to write into the CO\_Index register.

Only the VTLB entries may be wired down. This limitation is due to using some of the *EntryHi* VPN2 bits to index the FTLB array.

If a page using the FTLB page-size is to be wired down, that page must be programmed into the VTLB using the TLBWI instruction, as the TLBWR instruction would only access the FTLB in that situation and could not access any wired-down TLB entry. The TLBWI instruction is normally used for wired-down pages, so this restriction should not affect existing software.

# **Revision History**

In the left hand page margins of this document you may find vertical change bars to note the location of significant changes to this document since its last release. Significant changes are defined as those which you should take note of as you use the MIPS IP. Changes to correct grammar, spelling errors or similar may or may not be noted with change bars. Change bars will be removed for changes which are more than one revision old.

Please note: Limitations on the authoring tools make it difficult to place change bars on changes to figures. Change bars on figure titles are used to denote a potential change in the figure itself.

Revision	Date	Description
0.92	January 20, 2001	Internal review copy of reorganized and updated architecture documentation.
0.95	March 12, 2001	Clean up document for external review release
1.00	August 29, 2002	<ul> <li>Update based on review feedback:</li> <li>Change ProbEn to ProbeTrap in the EJTAG Debug entry vector location discussion.</li> <li>Add cache error and EJTAG Debug exceptions to the list of exceptions that do not go through the general exception processing mechanism.</li> <li>Fix incorrect branch offset adjustment in general exception processing pseudo code to deal with extended MIPS16e instructions.</li> <li>Add ConfigVI to denote an instruction cache with both virtual indexing and virtual tags.</li> <li>Correct XContext register description to note that both BadVPN2 and R fields are UNPREDICTABLE after an address error exception.</li> <li>Note that Supervisor Mode is not supported with a Fixed Mapping MMU.</li> <li>Define TagLo bits 43 as implementation dependent.</li> <li>Describe the intended usage model differences between Reset and Soft Reset Exceptions.</li> <li>Correct the minimum number of TLB entries to be 3, not 2, and show an example of the need for 3.</li> <li>Modify the description of PageMask and the TLB lookup process to acknowledge the fact that not all implementations may support all page sizes.</li> </ul>
1.90	September 1, 2002	<ul> <li>Update the specification with the changes introduced in Release 2 of the Architecture. Changes in this revision include:</li> <li>The following new Coprocessor 0 registers were added: EBase, HWREna, IntCtl, PageGrain, SRSCtl, SRSMap.</li> <li>The following Coprocessor 0 registers were modified: Cause, Config, Config2, Config3, EntryHi, EntryLo0, EntryLo1, PageMask, PerfCnt, Status, WatchHi, WatchLo.</li> <li>The descriptions of Virtual memory, exceptions, and hazards have been updated to reflect the changes in Release 2.</li> <li>A chapter on GPR shadow regsiters has been added.</li> <li>The chapter on CP0 hazards has been completely rewriten to reflect the Release 2 changes.</li> </ul>

MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture, Revision 3.12

Revision	Date	Description
2.00	June 9, 2003	<ul> <li>Complete the update to include Release 2 changes. These include:</li> <li>Make bits 1211 of the PageMask register power up zero and be gated by 1K page enable. This eliminates the problem of having these bits set to 0b11 on a Release 2 chip in which kernel software has not enabled 1K page support.</li> <li>Correct the address of the cache error vector when the BEV bit is 1. It should be 0xBFC0.0300, not 0xBFC0.0200.</li> <li>Correct the introduction to shadow registers to note that the SRSCtl register is not updated at the end of an exception in which Status<sub>BEV</sub> = 1.</li> <li>Clarify that a MIPS16e PC-relative load reference is a data reference for the purposes of the Watch registers.</li> <li>Add note about a hardware interrupt being deasserted between the time that the processor detects the interrupt request and the time that the software interrupt handler runs. Software must be prepared for this case and simply dismiss the interrupt via an ERET.</li> <li>Add restriction that software must set EBase<sub>1512</sub> to zero in all bit positions less than or equal to the most significant bit in the vector offset. This is only required in certain combinations of vector number and vector spacing when using VI or EIC Interrupt modes.</li> <li>Add suggested software TLB init routine which reduced the probability of triggering a machine check.</li> </ul>
2.50	July 1, 2005	<ul> <li>Changes in this revision:</li> <li>Correct the encoding table description for the Cause<sub>PCI</sub> bit to indicate that the bit controlls the performance counter, not the timer interrupt.</li> <li>Correct the figure Interrupt Generation for External Interrupt Controller Interrupt Mode to show Cause<sub>IP10</sub> going to the EIC, rather than Status<sub>IP10</sub></li> <li>Update all files to FrameMaker 7.1.</li> <li>Update reset exception list to reflect missing Release 2 reset requirements.</li> <li>Define bits 3130 in the <i>HWREna</i> register as access enables for the implementation-dependent hardware registers 31 and 30.</li> <li>Add definition for Coprocessor 0 Enable to Operating Modes chapter.</li> <li>Add K23 and KU fields to main Config register definition as a pointer to the Fixed Mapping MMU appendix.</li> <li>Add specific note about the need to implement all shadow sets between 0 and HSS - no holes are allowed.</li> <li>Change the hazard from a software write to the SRSCtl<sub>PSS</sub> field and a</li> </ul>
		<ul> <li>RDPGPR and WRPGPR and instruction hazard vs. an execution hazard.</li> <li>Correct the pseudo-code in the cache error exception description to reflect the Release 2 change that introduced EBase.</li> <li>Document that EHB clears instruction state change hazards for writes to interrupt-related fields in the <i>Status</i>, <i>Cause</i>, <i>Compare</i>, and <i>PerfCnt</i> registers.</li> <li>Note that implementation-dependent bits in the <i>Status</i> and <i>Config</i> registers should be defined in such a way that standard boot software will run, and that software which preserves the value of the field when writing the registers will also run correctly.</li> <li>With Release 2 of the Architecture the FR bit in the <i>Status</i> register should be a R/W bit, not a R bit.</li> <li>Improve the organization of the CP0 hazards table, and document that DERET, ERET, and exceptions and interrupts clear all hazards before the instruction fetch at the target instruction.</li> <li>Add list of MIPS® MT CP0 registers and MIPS MT and MIPS® DSP present bits in the <i>Config3</i> register.</li> </ul>

Revision	Date	Description
2.60	Jun 25, 2008	Changes in this revision:  • Add the <i>UserLocal</i> register and access to it via the RDHWR instruction.  • Operating Modes - footnote about ksseg/sseg  • COP3 no longer usable for customer extensions  • EIC Mode allows VectorNum!= RIPL  • CPORegs Table - added missing EJTAG & PDTrace Registers  • <i>CO_DataLo/Hi</i> are actually R/W  • Hazards table - added a bunch of missing ones  • Various typos fixed.
2.61	August 01, 2008	• In the <i>Status</i> register description, the ERL behavior description was incorrect in saying only 29bits of kuseg becomes uncached&unmapped.
2.62	January 2,009	<ul> <li>CCRes is accessed through \$3 not \$4 - HWENA register affected.</li> <li>PCTD bit added to CO_PerfCtl.</li> </ul>
2.70	January 22, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Added CP0 Reg 31, Select 2 &amp; 3 as kernel scratch registers.</li> <li>Added VTLB/FTLB optional MMU configuration to Appendix A and <i>Config4</i> register for these new MMU configurations</li> <li>Added CDMM chapter, <i>CDMMBase</i> COP0 Register, CDMM bit in <i>C0_Config3</i>, FDCI bit in <i>C0_Cause</i> register and IPFDC field in <i>IntCtl</i> register.</li> </ul>
2.71	January 28, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>EIC mode - revision 2.70, was actually missing the new option of EIC driving an explicit vector offset (not using VectorNumbers).</li> <li>Clarified the text and diagrams for the 3 EIC options - RIPL=VectorNum, Explicit VectorNum; Explicit VectorOffset.</li> </ul>
2.72	April 20, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Table was incorrectly saying ECR<sub>ProbEn</sub> selected debug exception Vector. Changed to ECR<sub>ProbTrap</sub>.</li> <li>Added MIPS Technologies traditional meanings for CCA values.</li> <li>Added list of COP2 instruction to COPUnusable Exception description.</li> <li>Added statement that only uncached access is allowed to CDMM region.</li> <li>Updated Exception Handling Operation pseudo-code for EIC Option_3 (EIC sends entire vector).</li> </ul>
2.73	April 22, 2009	MIPS Technologies-only release for internal review: • Fixed comments for ASE.
2.74	June 03, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>Added CDMM Enable Bit in <i>CDMMBase</i> COP0 register</li> <li>Reserved CCA values can be used to init TLB; just can't be used for mapping.</li> </ul>
2.75	June 12, 2009	MIPS Technologies-only release for internal review:  • CDMMBase_Upper_Address Field doesn't have a fixed reset value.  • Added DSP State Disabled Exception to CO_Cause Exception Type table.
2.80	July 20, 2009	<ul> <li>FTLB and VTLB MMU configuration denoted by 0x4 in Config<sub>MT</sub></li> <li>Added TLBP -&gt; TLBWI hazard</li> <li>Added KScrExist field in Config4.</li> </ul>

## **Revision History**

Revision	Date	Description
2.81	September 22, 2009	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>ContextConfig Register description added.</li> <li>Context Register description updated for SmartMIPS behavior.</li> <li>EntryLo* register descriptions updated for RI &amp; XI bits.</li> <li>TLB description and pseudo-code updated for RI &amp; XI bits.</li> <li>PageMask register updated for RIE and XIE bits.</li> <li>Config3 register updated for CTXTC and RXI bits.</li> <li>Reserve MCU ASE bits in C0_Cause and C0_Status.</li> <li>Clean up description for KScratch registers - selects 2&amp;3 are recommended, but additional scratch registers are allowed.</li> </ul>
2.82	January 19, 2010	MIPS Technologies-only release for internal review:  • Added Debug2 register.
3.00	March 8, 2010	<ul> <li>RI/XI feature moved from SmartMIPS ASE.</li> <li>microMIPS features added</li> <li>MCU ASE features added.</li> <li>XI and RI exceptions can be programmed to use their own exception codes instead of using TLBL code.</li> <li>XI and RI can be independently implemented as XIE and RIE bits are allowed to be Read-Only.</li> <li>TCOpt Register added to C0 Register list.</li> <li>Added encoding (0x7) for 32 sets for one cache way.</li> </ul>
3.05	July 07, 2010	<ul> <li>CMGCRBase register added.</li> <li>Lower bits of C0_Context register allowed to be write-able if Config3.CTXTC=1 and Config3.SM=0.</li> </ul>
3.10	July 27, 2010	• Explain the limits of the BadVPN2 field within Context register and the relationships with the writeable bits within ContextConfig register.
3.11	April 24, 2011	<ul> <li>MIPS Technologies-only release for internal review:</li> <li>FPR registers are UNPREDICTABLE after change of Status.FR bit.</li> <li>1004K did not support CCA=0</li> <li>Config4 - KScratch Registers, mention that select 1 is reserved for future debugger use.</li> <li>Context Register - the bit subscripts describing which VA bits go into the BadVPN2 field was incorrect for the case when the ContextConfig register is used. The correct VA bits are 31:31-((X-Y)-1) for MIPS32.</li> </ul>
3.12	April 28, 2011	Changes for MIPS64, no changes for MIPS32.