<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="Next186_SoC" device="LCMXO2-7000HE-4TG144C" default_implementation="Next186_SoC">
    <Options/>
    <Implementation title="Next186_SoC" dir="Next186_SoC" description="Next186_SoC" synthesis="synplify" default_strategy="Area1">
        <Options def_top="FleaFPGA_2v4"/>
        <Source name="cache_controller.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="ddr_186.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="FleaFPGA_2v4_top.v" type="Verilog" type_short="Verilog">
            <Options top_module="FleaFPGA_2v4"/>
        </Source>
        <Source name="KB_8042.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="PIC_8259.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="sdram.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="timer8253.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="unit186.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="vga.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Next186/Next186_ALU.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Next186/Next186_BIU_2T_delayread.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Next186/Next186_CPU.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Next186/Next186_Regs.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="cache.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="DAC_SRAM.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="fifo.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="sr_font.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="dcm.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="UART_8250.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="rs232_phy.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="dcm1.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="q16.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soundwave.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="sndfifo.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="FleaFPGA_2v4_top.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="Next186_SoC/Next186_SoC.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="Next186_SoC/Next186_SoC_FLASH.xcf" type="Programming Project File" type_short="Programming" excluded="TRUE">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Area1" file="Area1.sty"/>
    <Strategy name="Quick1" file="Quick1.sty"/>
</BaliProject>
