<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="sr_font" module="RAM_DP_TRUE" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 08 16 10:44:01.131" version="7.5" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="" type="" modified="2016 08 16 10:44:01.069"/>
		<File name="e:/work/fleafpga/next186_soc/font.mem" type="mem" modified="2014 03 13 13:23:07.177"/>
		<File name="sr_font.lpc" type="lpc" modified="2016 08 16 10:43:59.925"/>
		<File name="sr_font.v" type="top_level_verilog" modified="2016 08 16 10:43:59.972"/>
		<File name="sr_font_tmpl.v" type="template_verilog" modified="2016 08 16 10:43:59.972"/>
		<File name="tb_sr_font_tmpl.v" type="testbench_verilog" modified="2016 08 16 10:43:59.988"/>
  </Package>
</DiamondModule>
