

GETTING STARTED GUIDE







Copyright © 2003-2015 Terasic Inc. All Rights Reserved.



CONTENTS

| CHAPTER 1 ABOUT THIS GUIDE | |
|---|----|
| CHAPTER 2 SOFTWARE INSTALLATION | 5 |
| 2.1 INTRODUCTION | 5 |
| 2.2 INSTALLING QUARTUS II SOFTWARE | 5 |
| 2.3 INSTALLING ALTERA SOC EMBEDDED DESIGN SUITE | |
| CHAPTER 3 DEVELOPMENT BOARD SETUP | |
| 3.1 Introduction | |
| 3.2 DEFAULT MSEL SETTINGS | |
| 3.3 USB AND POWER CABLES | |
| 3.4 Powering up the DE0-Nano-SoC Board | |
| CHAPTER 4 PERFORMING A FPGA SYSTEM TEST | |
| 4.1 Introduction | 14 |
| 4.2 INSTALLING THE USB-BLASTER II DRIVER | 14 |
| 4.3 DOWNLOADING A FPGA SRAM OBJECT FILE | |
| CHAPTER 5 RUNNING LINUX ON THE DEO-NANO-SOC BOARD | |
| 5.1 Introduction | |
| 5.2 CREATING A MICROSD CARD IMAGE | |
| 5.3 Setting Up UART Terminal | |
| | |
| 5.4 Running Linux on DE0-Nano-SoC board | |

2







| CHAPTER 1 ABOUT THIS GUIDE | 4 |
|---|----|
| CHAPTER 2 SOFTWARE INSTALLATION | 5 |
| 2.1 INTRODUCTION | 5 |
| 2.2 INSTALLING QUARTUS II SOFTWARE | 5 |
| 2.3 INSTALLING ALTERA SOC EMBEDDED DESIGN SUITE | |
| CHAPTER 3 DEVELOPMENT BOARD SETUP | 12 |
| 3.1 Introduction | |
| 3.2 DEFAULT MSEL SETTINGS | |
| 3.3 USB AND POWER CABLES | 13 |
| 3.4 POWERING UP THE DEO-NANO-SOC BOARD | |
| CHAPTER 4 PERFORMING A FPGA SYSTEM TEST | 14 |
| 4.1 Introduction | 14 |
| 4.2 INSTALLING THE USB-BLASTER II DRIVER | 14 |
| 4.3 DOWNLOADING A FPGA SRAM OBJECT FILE | |
| CHAPTER 5 RUNNING LINUX ON THE DEO-NANO-SOC BOARD | |
| 5.1 Introduction | |
| 5.2 CREATING A MICROSD CARD IMAGE | |
| 5.3 Setting UP UART Terminal | 21 |
| 5.4 RUNNING LINUX ON DEO-NANO-SOC BOARD | |
| ADDITIONAL INFORMATION | |





About this Guide

The DE0-Nano-SoC Getting Started Guide contains a quick overview of the hardware and software setup including step-by-step procedures from installing the necessary software tools to using the DE0-Nano-SoC board. The main topics that this guide covers are listed below:

- Software Installation: Installing Quartus II and SoC EDS
- Development Board Setup: Powering on the DE0-Nano-SoC
- Perform FPGA System Test: Downloading a FPGA SRAM Object File (.sof)
- Running Linux on DE0-Nano-SoC Board





Software Installation

2.1 Introduction

This section explains how to install the following software:

- Altera Quartus II software
- Altera SoC Embedded Design Suite

Note: 64-bit OS required

2.2 Installing Quartus II software

The Altera Complete Design Suite provides the necessary tools used for developing hardware and software solutions for Altera FPGAs. The Quartus II software is the primary FPGA development tool used to create reference designs along with the Nios II soft-core embedded processor integrated development environment

User can download the latest software from https://www.altera.com/download/dnl-index.jsp





Software Selector

| Select by Version | Select by Device | Select by Software | |
|-------------------|------------------|------------------------|-------------------------------|
| Quartus II Softwa | are | | |
| Varsian 14 | | Quartus II Edition | Supported Devices |
| 14.1 | .1 | L Subscription Edition | Stratix (V,IV) |
| • Version 14 | .0 = | | Arria (10,V GZ,V,II GZ,II GX) |
| Version 13 | .1 | | MAX (10,V,II) |
| Version 13 | .0 | | Arria (IL GZ IL GX) |
| Version 12 | .1 | Web Edition | Cyclone (V,IV E,IV GX) |
| Version 12 | .0 | | MAX (10,V,II) |
| Version 11 | .1 | | |
| Version 11 | .0 | | |
| Version 10 | .1 | | |
| Version 10 | .0 + | | |

- If you choose to install the Subscription Edition, please note that a purchased license will be required. Please go to the following link for more information on the Subscription Edition: <u>http://www.altera.com/products/software/quartus-ii/subscription-edition/qts-se-index.html</u>
- Select the latest software version for Subscription Edition or web Edition will into "myAltera Account Sign-In" page

| me > Support > I | User Name Password Remember me | Forgot Your User Name or Password? |
|---|---|---|
| Don't have an a | ccount? | |
| Create Your Your myAlter request, regi more. Enter your | myAltera Account a account allows you to file a servi ster for a class, download software email address. | Get One-Time Access One-time guest access can be used to access t download center without creating an myAltera account. However, you must complete this form each return visit. |

- Use your existing login, or get a one-time Access.
- Download files from subscription or web edition page. You must download the Quartus II Software (includes Nios II EDS) and Cyclone V device support (includes all variations).





| d and | install instructions: - More |
|-------|--|
| ra S | oftware v14.1 Installation FAQ |
| rt G | <u>uide</u> |
| | |
| t All | |
| Qua | artus II Subscription Edition |
| | Ouartus II Software (includes Nios II EDS) |
| | Size: 1.7 GB MD5: 386032926BB96993E25FA578FDC5F744 |
| ~ | ModelSim-Altera Edition (includes Starter Edition) |
| | Size: 1.1 GB MD5: 9C3F3579B84CB1A15ECC518C75E2D11C |
| Dev | vices |
| You | must install device support for at least one device family to use the Quartus II software. |
| | Arria II device support |
| | Size: 664.8 MB MD5: F1ACD701CC473FBC5683F4A0C6372211 |
| | Arria V device support |
| | Size: 1.3 GB MD5: 87B7D003DAF8787CE62993E37054D043 |
| | Arria V GZ device support |
| | Size: 1.9 GB MD5: A6F8A84CE77DDE6ABC4B50CC02A64DCB |
| | Arria 10 device support |
| | Size: 3.5 GB MD5: 8DC178E805F176BFD7119135B6A4B33E |
| | Cyclone IV device support |
| | Size: 462.7 MB MD5: 599819EBE4DDBFA0B622505B22432E86 |
| | Cyclone V device support |
| | SIZE: 1.0 GD FID3: 440D/EE3999220CD3294F090A12C55CC |
| | MAX II, MAX V device support Size: 11.3 MB MD5: C3EDC556AC9770DB2DD63706EEC42654 |
| | MAX 10 EDCA davice support |
| | Size: 289.0 MB MD5: 75F2D4AF1E847FC53AC6B619A35BD2CF |
| | Stratix IV device support |
| | Size: 535.0 MB MD5: 54260F8123D9AAFA5AD004D9D223520C |
| | Stratix V device support |
| | Size: 2.7 GB MD5: E7B7A4A83E723DA08D19C1DA2F559F4F |

• After the file is downloaded on the computer, select the *.exe file, and install the software. All of the defaults are to be used.



2.3 Installing Altera SoC Embedded Design Suite

The <u>Altera SoC Embedded Design Suite</u> (EDS) contains development tools, utility programs, run-time software, and application examples to enable embedded development on the Altera SoC hardware platform. User can use the Altera SoC EDS to develop firmware and application software. Users can download the software from the Altera webpage: https://www.altera.com/download/software/soc-eds

After you have installed the SoC Embedded Design Suite (EDS), you can start the ARM[®] Development Studio 5 (DS-5TM) Altera Edition software. If this is your first time using the DS-5, a popup dialog will automatically ask if you wish to open the license manager.

For the free SoC EDS **Web Edition**, you will be able to use the DS-5 Altera Edition perpetually to debug Linux applications over an Ethernet connection. If you have purchased the SoC EDS **Subscription Edition**, you would have received an ARM license serial number. Or you can obtain a 30-day evaluation license. The following steps show how to obtain a web edition license or a 30-day evaluation license for subscription edition. If the user does not need to design in the ARM DS-5, please skip the section below.

Obtain a Web Edition license or a 30-day evaluation license for Subscription Edition

In the section, we will introduce how to get a serial number from Altera website to active the ARM development Studio 5 (DS-5) Toolkit.

- Visit the website: Altera "SoC Embedded Design Suite" (https://www.altera.com/download/software/soc-eds)
- Browse the webpage to get the same information as the picture shows below, click the "activation code (Web Edition or 30-Day Evaluation) to link to the webpage: "DS-5 Community Edition".





Web Edition

For the free SoC EDS **Web Edition**, you will be able to use the DS-5 Altera Edition perpetually to debug Linux applications over an Ethernet connection. Please get your ARM license activation code and enter it into the input field.

30-Day Evaluation

If you want to evaluate the SoC EDS Subscription Edition, you can get a **30-Day Evaluation** activation code here. Please enter this ARM license activation code into the input field to get the full DS-5 Altera Edition software capabilities for a limited time.

• In this page, record the Activation code displayed on the right of the picture below, such as "AC+70616421313438" as shown in the picture below.

| 2. License with Activation Code | Activation Code |
|--|---|
| Start ARM Development Studio 5 and open the license manager. If this is your first time using Development Studio, then a popup dialog will automatically ask you if you wish to open the license manager, otherwise it can be opened from the "Help" menu. | Use this activation code to license the DS-5 Altera Evaluation Edition: |
| Choose "Add License", and enter your Activation Code displayed on this page to obtain a license. | |
| Work through the wizard to select the Host ID to lock your license to, and enter or create your ARM account details. | AC+70616421313531 |
| Once complete, the license manager can be closed as the product is ready to use. | |

After recording this Activation code, we will continue to introduce how to active DS-5 by using this code. The steps are as follows:

- Launch DS-5. Start --> All Programs --> ARM DS-5 --> Eclipse for DS-5
- A Workspace Launcher window will ask you to select a workspace.
- Press OK to select the default
- You will see a "No Licenses Found" Window. Select Open License Manager

| 😂 No L | icenses Found |
|--------|---|
| 1 | ARM DS-5 is license managed, but there are no registered licenses. Use the ARM License Manager to obtain and add licenses. You can open the ARM License Manager at any time from the Eclipse Help menu. |
| | Ignore Open License Manager |





• Press the Add License Button in the ARM License Manager and Enter the activation code that you received earlier. Press the Next Button.



• Use the pull down menu to select a host ID. Press the Next button.

| Add License | - • • |
|---|----------------------------------|
| Choose host ID | |
| Choose a host ID that the license will be locked to | |
| Choose a host ID that the license will be locked to. It is recommended that you choose a host ID the physical device on your computer. If you choose a virtual device, then your license will not work if device changes in the future. | at represents a the ID of the |
| Host ID: BCAEC5BC275D - Realtek RTL8168D/8111D Family PCI-E Gigabit Ethernet NIC (NDIS 6.20) | • |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| (?) < Back Next > Finish | Cancel |

10





• Enter your ARM account email address and password.

| 😂 Add Lice | nse | - • • |
|---------------------------|---|--------|
| Developer | account details | |
| Enter the A | kRM developer (Silver) account details | |
| Enter accou | int details: | |
| Email: | example@terasic.com | |
| Password: | •••••• | |
| Forgot pas: Don't have | word? Click <u>here</u> to reset your password. an account? Click <u>here</u> to create one. | |
| ? | < <u>B</u> ack Next > <u>Finish</u> | Cancel |

- If you do not have an account then click on the link to create one.
- Press the Finish button.

| ARM License Manager | |
|---|-------------------------------|
| View and edit licenses | |
| Add or delete licenses below. Select a license to view more information a it. | bout |
| ✓ DS-5 Altera Evaluation Edition.lic | Add License Delete License |
| This license is stored in: C:\Users\terasic\AppData\Roaming\ARM\DS-5\licenses directory Which is referenced from: | * |
| Select the toolkit that you intend to use: | |
| DS-5 Altera Edition (Evaluation) | • |
| ۲ | Close |

• A web edition license or 30-day evaluation license for subscription edition is now successfully installed.





Development Board Setup

3.1 Introduction

The instructions in this section explain how to set up the DE0-Nano-SoC development board. The following pictures show the board overview of DE0-Nano-SoC board.

3.2 Default MSEL Settings

The FPGA Configuration Mode Switch (MSEL) shown in **Figure 3-1** is by default set to 10010 (MSEL[4:0] = 10010). The setting corresponds to FPGA working in ASx4 mode.



Figure 3-1 FPGA Configuration Mode Switch set in ASx4 Mode





3.3 USB and Power Cables

Cable connections are shown in Figure 3-2 as below:



Figure 3-2 USB and Power Cables

3.4 Powering up the DE0-Nano-SoC Board

To power-up the board, perform the following steps below:

1. Connect the provided power cord to the power supply and plug the cord into a power outlet (verify the voltage supplied is the same as the specification on the power supply).

2. Connect the supplied DE0-Nano-SoC power adapter to the power connector (J14) on the DE0-Nano-SoC board. At this point, you should see the 3.3V indicator LED (LED9) turned on.





Performing a FPGA System Test

4.1 Introduction

This chapter shows how to install the USB-Blaster II driver and download a FPGA SRAM Object (.sof) file to your FPGA board.

4.2 Installing the USB-Blaster II Driver

The steps below outline how to install the USB-Blaster II driver.

- 1. Connect your computer to the development board by plugging the USB cable into the USB connector (J13) of DE0-Nan0-SoC (connection shown in Figure 3-2)
- 2. Power up the board and open the device manager in Windows. You will find an unknown device.



3. Select the unknown device to update the driver software. The driver file is in the \<Quartus II installation directory>\drivers\ usb-blaster-ii directory.





4. After the driver is installed correctly, the device is recognized as Altera USB-Blaster II as shown in following picture.



4.3 Downloading a FPGA SRAM Object File

The Quartus II Programmer is used to configure the FPGA with a specific .sof file. Before configuring the FPGA, ensure that the Quartus II software and the USB-Blaster II driver are installed on the host computer.

If users would like to program their SRAM Object File (.sof) into the Cyclone V SOC FPGA device on the DE0-Nano-SoC board, There are two devices (FPGA and HPS) on the JTAG Chain, the configure flow is different from the one used with DE0-Nano. The following shows the programming flow with JTAG mode step by step.

- 1. Connect your computer to the DE0-Nano-SoC board by plugging the USB cable into the USB connector (J13) of DE0-Nano-SoC and power up the board (details shown in **Chapter 3**)
- 2. Open the Quartus II software and select Tools > Programmer. The Programmer window will appear.





| 👋 Programmer - [Cl | hain1.cdf] | | | | | | | | | | | x |
|----------------------------|------------------------------|----------------------|----------|----------|-----------------------|--------|-----------------|-----------|-----------------|-------------|--------------|-----|
| File Edit View Pr | ocessing Tools Window | Help 🐬 | | | | | | | Sea | rch altera. | com | • |
| 🔔 Hardware Setup | DE-SoC [USB-1] | | | Мо | de: JTAG | | • | Progress: | | | | |
| Enable real-time ISF | o to allow background progra | mming when available | | | | | | | | | | |
| Start | File | Device | Checksum | Usercode | Program/ Configure | Verify | Blank- Check | Examine | Security Bit | Erase | ISP CLAMP | |
| Stop | | | | | | | | | | | | |
| Auto Detect | | | | | | | | | | | | |
| 💢 Delete | | | | | | | | | | | | |
| Add File | | | | | | | | | | | | |
| Change File | | | | | | | | | | | | |
| Save File | | | | | | | | | | | | - |
| Add Device | | | | | | | | | | | | |
| 1 th Up | | | | | | | | | | | | |
| ↓ [™] Down | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | L.H |

- 3. Click Hardware Setup.
- 4. If **DE-SoC** [USB-1] does not appear under Currently Selected Hardware, select that option and click Close as shown below.

| Hardware Setup | | | |
|--|--------------------------------------|---------------------------|---------------------|
| Hardware Settings JTAG Settings | | | |
| Select a programming hardware setup hardware setup applies only to the cu | to use when prog rrent programmer | ramming device window. | s. This programming |
| Currently selected hardware: DE-S | oC [USB-1] | | • |
| Available hardware items | | | |
| Hardware | Server | Port | Add Hardware |
| DE-SoC | Local | USB-1 | Remove Hardware |
| | | | |
| | | | |
| | | | |
| | | | Close |



If the USB-Blaster II does not appear under hardware options list, please confirm if the USB-Blaster II driver has been correctly installed, and the USB cable has been properly connected between the DE0-Nano-SoC board and host computer.

5. Click "Auto Detect".

| Drogrammer - [Chai | in2.cdf] | | | | | | | | | | • • × |
|----------------------------|--|----------------------|----------|----------|-----------------------|--------|-----------------|-----------|-----------------|-------|--------------|
| File Edit View Proc | Edit View Processing Tools Window Help 💎 Search altera.com | | | | | com 🍕 | | | | | |
| Hardware Setup | DE-SoC [USB-1] | | | Mc | de: JTAG | | • | Progress: | | | |
| Enable real-time ISP to | o allow background program | nming when available | | | | | | | | | |
| Start | File | Device | Checksum | Usercode | Program/ Configure | Verify | Blank- Check | Examine | Security Bit | Erase | ISP CLAMP |
| Stop | | | | | | | | | | | |
| Auto Detect | | | | | | | | | | | |
| 🗶 Delete | | | | | | | | | | | |
| Add File | | | | | | | | | | | |
| Change File | | | | | | | | | | | |
| Save File | | | | | | | | | | | |
| Add Device | | | | | | | | | | | |
| <u>↑</u> [™] Up | | | | | | | | | | | |
| ↓ [™] Down | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |

6. Select the device associated with the board







7. FPGA and HPS devices are all show in the jtag chain.



8. Click the FPGA device, click "Change File..", and then select .sof file for FPGA

| 🐌 Programmer - [Ch | ain2.cdf]* | | | | | | |) X |
|---|--|--------------------------------|----------|---------------|-----------------------|----------|-----------------|------------|
| File Edit View Pro | Processing Tools Window Help 🐬 | | | | | Search a | ltera.com | |
| Hardware Setup | DE-SoC [USB-1] to allow background progra | Mode: amming when available | ЛАG | • | Progress: | | | |
| Start | File | Device | Checksum | Usercode | Program/ Configure | Verify | Blank- Check | Examine |
| Stop | <none></none> | SOCVHPS | 00000000 | <none></none> | | | | |
| - Stop | <none></none> | 5CSEMA4 | 00000000 | <none></none> | | | | |
| X Delete Add File Change File Save File Add Device Add Device Up Up Up | | PS 5CSE | mat | | | | | |
| | | | | | | | | |

18





9. Select \<CD directory>\Demonstration\FPGA\my_first_fpga\ output_files\my_first_fpga.sof.

| Select New Programming File | × | | | |
|---|---------|--|--|--|
| Look in: 👔 D:\DE0_Nano_SoC\Demonstration\FPGA\my_first_fpga\output_files 🔹 🔾 🔾 | . 📑 📰 🔳 | | | |
| My Computer my_first_fpga.sof | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| File name: my_first_fpga.sof | Open | | | |
| Files of type: Programming Files (*.sof *.pof *.jam *.jbc *.ekp *.jic) Cancel | | | | |

10. Click "Program/Configure" check box, and then click "Start" button to download .sof file into FPGA







Running Linux on the DE0-Nano-SoC board

5.1 Introduction

This chapter demonstrates how to create a Micro SD card image, set up a UART Terminal, and run Linux on DE0-Nano-SoC Board. User can download the latest SD Card image file from Terasic's website (Choose **Linux Console** in Linux BSP (Board Support Package)): http://cd_de0-nano-soc.terasic.com.

5.2 Creating a microSD Card Image

To program a microSD card Linux image you can use a free tool called **Win32DiskImager.exe** from <u>http://sourceforge.net/projects/win32diskimager/</u> on a Windows machine.

MicroSD Specification

- Capacity: 4GB minimum
- Speed: Class 4 (at least)

Pre-built SD Card Image

The pre-built binaries are delivered as an archive named DE0_Nano_SoC_Linux_Console.img. This SD card image file contains all the items that are needed to run Linux on DE0_NanoSoC board. (You can download the compressed file from the link:

http://www.terasic.com/downloads/cd-rom/de0-nano-soc/linux_BSP/ DE0_Nano_SoC_Linux_Console.zip. And extract file to get the image file after downloading)

• SPL Pre-loader





- U-boot
- Device Tree Blob
- Linux Kernel
- Linux Root File system

The SD card image file needs to be programmed to a microSD card before it can be used. The steps below present how to create microSD card on a windows machine using Win32DiskImager.exe.

- 1. Connect the microSD card to a Windows PC
- 2. Execute Win32DiskImager.exe
- 3. Select the image file for microSD card
- 4. Select the microSD card device

| 😼 Win32 Disk Imager | |
|--|---------|
| Image File | Device |
| D:/DEO_Nano_SoC/Factor_SD_image/DEO_Nano_SoC_Linux_Console.img | [F:\] - |
| | |
| MD5 Hash: | |
| Progress | |
| 1 | |
| Cancel Read Wri | te Exit |
| | |

5. Click "write" to start writing the image file to the microSD card. Wait until the image is written successfully.

5.3 Setting Up UART Terminal

This section presents how to install the drivers for the USB to UART chip on the DE0-Nano-SoC board and set up the UART terminal on your host PC. The DE0-Nano-SoC board communicates with the PC through the micro USB connector J4.You should install the USB to UART driver and configure the UART terminal before you run Linux on the board.

Installing the Driver





This section presents how to install the drivers for USB to UART communication. The necessary steps on Windows 7 are:

- Connect your computer to the development board by plugging the USB cable into the micro USB connector (J4) of DE0-Nano-SoC (connection shown in Figure 3-2)
- 2. Power on the board then open the computer device manager in Windows. You will find an unrecognized FT232R USB UART.



Select the FT232R USB UART to update the driver software. The driver can be downloaded from <u>http://www.ftdichip.com/Drivers/VCP.htm</u>.

3. After the driver has been installed correctly, the USB Serial Port is recognized as a port such as *COM5* (*Open the device manager to know which COM port assigned in your computer*)







4. Now you can power off the DE0-Nano-SoC board

Configure UART terminal UART terminal spec:

- 115200 baud rate
- no parity
- 1 stop bit
- no flow control settings

The following steps present how to configure a PuTTY terminal window (can be downloaded from the link: <u>http://the.earth.li/~sgtatham/putty/latest/x86/putty.exe</u>)

- 1. Open putty.exe, click *Serial* go to a serial configure interface.
- 2. Configure the window like the flowing picture and click save button to save the configuration.





| Real PuTTY Configuration | 2 |
|--|--|
| Category: | Basic options for your PuTTY session Specify the destination you want to connect to Serial line Speed COM5 115200 Connection type: Rlogin SSH Basic options for your PuTTY session Serial Load, save or delete a stored session Saved Serial |
| Connection Connection Proxy From Proxy Cogin | Sav <u>e</u> d Sessions de0_nano_soc Default Settings de0_nano_soc Sa <u>v</u> e Delete |
| About | Close <u>wi</u> ndow on exit: Always Never Only on clean exit <u>Open</u> |

5.4 Running Linux on DE0-Nano-SoC board

This section presents how to run the pre-built Linux images on the DE0-Nano-SoC board. You can run the Linux by following the steps below:

- 1. Insert the microSD card with the pre-built image into the board (See Section 5.2 to prepare a microSD card)
- 2. Power up the board (See Chapter 3 for details)
- 3. Open putty.exe, select the saved configuration **de0_nano_soc** and click open button.
- 4. After a successful boot, the Linux will ask for the login name. Type **root** and press **Enter** to login to the system.





```
Putty COM5 - Putty
/etc/udhcpc.d/50default: Adding DNS 168.95.192.1
/etc/udhcpc.d/50default: Adding DNS 168.95.1.1
done.
Starting portmap daemon...
Sat Sep 28 04:37:00 UTC 2013
INIT: Entering runlevel: 5
Starting OpenBSD Secure Shell server: sshd
random: sshd urandom read with 114 bits of entropy available
done.
Starting syslogd/klogd: done
Starting Lighttpd Web Server: lighttpd.
Starting blinking LED server
Stopping Bootlog daemon: bootlogd.
Poky 8.0 (Yocto Project 1.3 Reference Distro) 1.3
ttyS0
socfpga login: random: nonblocking pool is initialized
Poky 8.0 (Yocto Project 1.3 Reference Distro) 1.3
 ttyS0
                                                                                Ξ
socfpga login: root
root@socfpga:~#
```





Additional Information

Getting Help

Here are the addresses where you can get help if you encounter problems:

 Terasic Technologies
 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwan, 30070 Email: <u>support@terasic.com</u>
 Web: <u>www.terasic.com</u>

Revision History

| Date | Version | Changes |
|------------|---------|--|
| 2015.01.08 | V1.0 | First Version |
| 2015.05.18 | V1.1 | Minor corrections: fixing typos and broken links |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

