OpenCores
URL https://opencores.org/ocsvn/orsoc_graphics_accelerator/orsoc_graphics_accelerator/trunk

Subversion Repositories orsoc_graphics_accelerator

[/] [orsoc_graphics_accelerator/] [trunk/] [bench/] [verilog/] [gfx/] [Makefile] - Rev 6

Compare with Previous | Blame | View Log

WFLAGS = -Wall -Wno-timescale -I../../../rtl/verilog/gfx/

all: gfx

update:
        iverilog $(WFLAGS) gfx_bench.v
        ./a.out
        iverilog $(WFLAGS) raster_bench.v
        ./a.out
        iverilog $(WFLAGS) renderer_bench.v
        ./a.out
        iverilog $(WFLAGS) clip_bench.v
        ./a.out
        iverilog $(WFLAGS) fragment_bench.v
        ./a.out
        iverilog $(WFLAGS) blender_bench.v
        ./a.out
        iverilog $(WFLAGS) wbm_w_bench.v
        ./a.out
        iverilog $(WFLAGS) wbm_r_bench.v
        ./a.out
        iverilog $(WFLAGS) color_bench.v
        ./a.out
        iverilog $(WFLAGS) wbm_arbiter_bench.v
        ./a.out
        iverilog $(WFLAGS) line_bench.v
        ./a.out
        iverilog $(WFLAGS) transform_bench.v
        ./a.out
        iverilog $(WFLAGS) triangle_bench.v
        ./a.out
        iverilog $(WFLAGS) div_bench.v
        ./a.out
        iverilog $(WFLAGS) interp_bench.v
        ./a.out
        iverilog $(WFLAGS) fifo_bench.v
        ./a.out
        iverilog $(WFLAGS) cuvz_bench.v
        ./a.out

gfx:
        iverilog $(WFLAGS) gfx_bench.v
        ./a.out
        gtkwave gfx.vcd gtkwave_gfx.sav

raster:
        iverilog $(WFLAGS) raster_bench.v
        ./a.out
        gtkwave raster.vcd gtkwave_raster.sav

render:
        iverilog $(WFLAGS) renderer_bench.v
        ./a.out
        gtkwave render.vcd gtkwave_render.sav

clip:
        iverilog $(WFLAGS) clip_bench.v
        ./a.out
        gtkwave clip.vcd gtkwave_clip.sav

fragment:
        iverilog $(WFLAGS) fragment_bench.v
        ./a.out
        gtkwave fragment.vcd gtkwave_fragment.sav

blender:
        iverilog $(WFLAGS) blender_bench.v
        ./a.out
        gtkwave blender.vcd gtkwave_blender.sav

wbm_w:
        iverilog $(WFLAGS) wbm_w_bench.v
        ./a.out
        gtkwave wbm_w.vcd gtkwave_wbm_w.sav

wbm_r:
        iverilog $(WFLAGS) wbm_r_bench.v
        ./a.out
        gtkwave wbm_r.vcd gtkwave_wbm_r.sav

color:
        iverilog $(WFLAGS) color_bench.v
        ./a.out
        gtkwave color.vcd gtkwave_color.sav

arbiter:
        iverilog $(WFLAGS) wbm_arbiter_bench.v
        ./a.out
        gtkwave arbiter.vcd

line:
        iverilog $(WFLAGS) line_bench.v
        ./a.out
        gtkwave line.vcd line.sav

transform:
        iverilog $(WFLAGS) transform_bench.v
        ./a.out
        gtkwave transform.vcd transform.sav

triangle:
        iverilog $(WFLAGS) triangle_bench.v
        ./a.out
        gtkwave triangle.vcd triangle.sav

div:
        iverilog $(WFLAGS) div_bench.v
        ./a.out
        gtkwave div.vcd div.sav

interp:
        iverilog $(WFLAGS) interp_bench.v
        ./a.out
        gtkwave interp.vcd interp.sav

cuvz:
        iverilog $(WFLAGS) cuvz_bench.v
        ./a.out
        gtkwave cuvz.vcd cuvz.sav

fifo:
        iverilog $(WFLAGS) fifo_bench.v
        ./a.out
        gtkwave fifo.vcd fifo.sav

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.