

# PITbUtils Specification

Author: Per Larsson pela@opencores.org

Rev. 0.5 January 13, 2014



This page has been intentionally left blank.



# **Revision History**

Rev	Date	Author	Description
0.1	9/2/2013	Per Larsson	First draft
0.2	11/10/2013	Per Larsson	Added sections Acknowledgements and Language. Added reference section on waitsig(). Updated reference section on print() and pltbutils_clkgen.
0.3	1/5/2013	Per Larsson	Added sections User Configuration, Configuring Simulation Halt, Configuring Messages for Integration Environments. In reference section added starttest, endtest, removed testname. Updated figures and feature bullets.
0.4	1/9/2013	Per Larsson	Updates for alpha0006: Text modified in numerous places to reflect that PITbUtils is now using the variable pltbv and the signal pltbs for control and status, instead of the previous shared variable and global signals.
0.5	1/13/2013	Per Larsson	Updates for alpha0007: added example testbench where the testcase process is instansiated in the testbench top (tb_example1). The old example where the testcase process is located in a VHDL component of its own, is now called example_tb2.



# 1

# Introduction

### Overview

PITbUtils makes it easy to create automatic, self-checking simulation testbenches, and to locate bugs during a simulation. It is a collection of functions, procedures and testbench components that simplifies creation of stimuli and checking results of a device under test.

Features:

- Simulation status printed in transcript windows as well as in waveform window (error count, checks count, number and name of current test, etc).
- Check procedures which output meaningful information when a check fails.
- Clear SUCCESS/FAIL message at end of simulation.
- Easy to locate point in time of bugs, by studying increments of the error counter in the waveform window.
- User-defined information messages in the waveformwindow about what is currently going on.
- Transcript outputs prepared for parsing by scripts, e.g. in regression tests.
- Configurable status messages for use in continous integration environments, e.g. TeamCity.
- Reduces amount of code in tests, which makes them faster to write and easier to read.

It is intended that PITbUtils will constantly expand by adding more and more functions, procedures and testbench components. Comments, feedback and suggestions are welcome to <u>pela@opencores.org</u>.

The project page on the web is <u>http://opencores.org/project,pltbutils</u>.



## Acknowledgements

PITbUtils contains the file txt\_util.vhd by Stefan Doll and James F. Frenzel.

# Language

PITbUtils complies with VHDL-1993, so it works with most VHDL simulators.

However, it is possible to configure the way a simulation stops, by taking advantage of the VHDL-2008 keywords stop and finish. If your simulator supports stop and/or finish, see Configuring Simulation Halt on page 22.



# A quick look

🔳 Wave														- 0 <b>X</b>
File Edit View Add	Format	Tools W	indow											
📰 Wave - Default 🚃														🛧 🕊
] 🗋 • 🚅 🛢 🖏 🎒					🗳 🔛		🧕 🚹 🕯	⊨ 🛶   🗉	100 p	• 🕈 💵 (	11 14 🕱	(f) 🔱	ት 🕂 🖗	+ <u> 1</u>
🖪 🕸 🎫   🗗	<u></u>	┟┶→	°€⊋Ľ	₣ᠴ	<b></b>	<b>}</b>	3+   🏶	ା ପ୍ ପ୍ (	م 🕰 🗞			JJ	J	
<b>∕</b> ⊶	Msgs													
Simulation info														
🔶 TestNumber	0	1	2		3		)4		<u>)</u> o					
	END OF	Reset test	Simple	sum test			test Simp	le carry out t	est)END (	F SIMULAT	ION			
· ∎ ♦ Info		tc1			)Bug h	iere some								
Checks	8	0	2		<u>)</u> 4		6		)8					
Errors	1	0					<u> (1</u>		<u> </u>					
🔶 StopSim	1								+					
Tb	•								-					
🔶 dk	0													
🔶 rst	0													
carry_in	U 111111	00000000	Vacana	001										
<b>Ξ-</b> → x <b>Ξ-</b> → y		00000000	<u>00000</u> 00000				(111	00001						
±-√y ∓-∕sum		U 000000		010 0000	0011		,0000	20000	0000					
<pre>sum carry_out</pre>	1	0 000000	000	10000	0011			10000	0000					
DUT	-													
so, 📣 dk i	o				-		—       —		-					
⊿ rst_i	0													
👍 carry_i	0													
	1111111	00000000	00000	001				11111						
		00000000	00000					0001						
+		U 000000		0000	0011			0000	0000					
	1													
. <b></b> x	011111	000000000	00000	0001			011	11111						
н 🔶 у	000000(	000000000	00000	0010			0000	00001						
. <b></b> → c	000000(	000000000			0000	00001	0000	00000						
	100000(	U (000000	0000	0000	00011			(1000	00000					
	000 ps	)S		1 1	400	00 ps		<u> </u>	800	00 ps		<u> </u>	1200	000 ps
🔂 🎤 \ominus 🛛 Cursor 1	0 ps	0 ps												
۲ ۲	• •													×
0 ps to 131072 ps														

During a simulation, the waveform window shows current test number, test name, userdefined info, accumulated number och checks and errors. When the error counter increments, a bug has been found in that point in time.



Transcript	
Eile Edit View Window	
Transcript	
] 🗋 • 😂 🗑 🛯 🎉 階 🏙 ಖ 🗘   🔕 • 🛤 監 階	
# Loading std.standard	·
<pre># Loading std.textio(body)</pre>	
<pre># Loading ieee.std_logic_1164(body)</pre>	
<pre># Loading work.txt_util(body)</pre>	
<pre># Loading ieee.numeric_std(body)</pre>	
<pre># Loading work.pltbutils_type_pkg(body)</pre>	
# Loading work.pltbutils_user_cfg_pkg(body)	
<pre># Loading work.pltbutils_func_pkg(body) # Joading work.pltbutils_func_pkg(body)</pre>	
<pre># Loading work.pltbutils_comp_pkg # Loading work.tb example(bhv)</pre>	
# Loading Work.tb_example(DDV) # Loading work.dt example(rtl)	
* Loading work.dut_example(rti)	
Joading work to example (only)	
A bodding work.co_cadapic(cor)	
+ START OF SIMULATION	
* Testcase: tcl	
# Test 1: Reset test (0 ps)	
# Done with test 1: Reset test (15000 ps)	
÷	
# Test 2: Simple sum test (15000 ps)	
# Done with test 2: Simple sum test (35000 ps)	
÷	
# Test 3: Simple carry in test (35000 ps)	
<pre># ** Error: Check 5; Sum; Actual=0x03 Expected=0x04 in test 3 Simple carry in test</pre>	
# Time: 55 ns Iteration: 1 Instance: /tb_example/tc0	
# Done with test 3: Simple carry in test (55000 ps)	
* Test 4: Simple carry out test (55000 ps)	
# lest 4: simple carry out test (35000 ps) # Done with test 4: Simple carry out test (75000 ps)	
■ Done with debt 4. Simple daily dut best (1900 ps)	
# END OF SIMULATION	
# Note: the results presented below are based on the PITbUtil's check() procedure calls.	
The design may contain more errors, for which there are no check() calls.	
# 75 ns	
# 4 Tests	
# 8 Checks	
# 1 Errors	
# *** FAIL ***	
VSIM 4>	-
	/

The transcript window clearly shows points in time where the simulation starts, ends, and where errors are detected. The simulation stops with a clear SUCCESS/FAIL message, specifically formatted for parsing by scripts.



A Transcript	×
File Edit View Window	_
A Transcript	
□-☞■◎● ※■●■2○ ◎-₩詐骂	
# Loading entity tc example	
<pre># vsim -1/log/tc1.log -GG_DISABLE_BUGS=1 tb_example</pre>	
# Loading std.standard	
# Loading std.textio(body)	
<pre># Loading ieee.std_logic_1164(body)</pre>	
# Loading work.txt_util(body)	
<pre># Loading ieee.numeric_std(body)</pre>	
<pre># Loading work.pltbutils_type_pkg(body)</pre>	
<pre># Loading work.pltbutils_user_cfg_pkg(body)</pre>	
# Loading work.pltbutils_func_pkg(body)	
<pre># Loading work.pltbutils_comp_pkg # Loading work.tb example(bhv)</pre>	
Loading work.dc example(onv) # Loading work.dc example(rtl)	
# Loading work.blct.kample(tct) # Loading work.pltbutls clkgen(bhv)	
<pre># Loading work.tc example(tc1)</pre>	
a	
+ START OF SIMULATION	
# Testcase: tc1	
# 0 ps	
# Test 1: Reset test (0 ps)	
# Done with test 1: Reset test (15000 ps)	
#	
<pre># Test 2: Simple sum test (15000 ps)</pre>	
# Done with test 2: Simple sum test (35000 ps)	
#	
# Test 3: Simple carry in test (35000 ps)	
# Done with test 3: Simple carry in test (55000 ps)	
<pre># Test 4: Simple carry out test (55000 ps)</pre>	
# Done with test 4: Simple carry out test (75000 ps)	
* END OF SIMULATION	
* Tote the results presented below are based on the PITbUtil's check() procedure calls.	
* The design may contain more errors, for which there are no check() proceeding.	
<ul> <li>The design may constant more criters, for which once die no check() carrot.</li> <li>F 75 na</li> </ul>	
+ 4 Testa	
# 8 Checks	
# 0 Errors	
# *** SUCCESS ***	
	_
VSIM 6>	-
	1.



The testcase code is compact and to the point, which results in less code to write, and makes the code easier to read, as in the following example.

```
-- NOTE: The purpose of the following code is to demonstrate some of the
-- features in PlTbUtils, not to do a thorough verification.
 p_tc1 : process
    variable pltbv : pltbv t := C PLTBV INIT;
 begin
   startsim("tc1", pltbv, pltbs);
rst <= '1';
carry in <= '0';</pre>
    carry_in
                <= (others => '0');
    Х
                 <= (others => '0');
    V
    starttest(1, "Reset test", pltbv, pltbs);
    waitclks(2, clk, pltbv, pltbs);
                                                0, pltbv, pltbs);
    check("Sum during reset", sum,
    check("Carry out during reset", carry out, '0', pltbv, pltbs);
    rst
                <= '0';
    endtest(pltbv, pltbs);
    starttest(2, "Simple sum test", pltbv, pltbs);
    carry_in <= '0';</pre>
    x <= std logic vector(to unsigned(1, x'length));</pre>
    y <= std logic vector(to unsigned(2, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 3, pltbv, pltbs);
check("Carry out", carry_out, '0', pltbv, pltbs);
                                       3, pltbv, pltbs);
    endtest(pltbv, pltbs);
    starttest(3, "Simple carry in test", pltbv, pltbs);
    print(G DISABLE BUGS=0, pltbv, pltbs, "Bug here somewhere");
    carry_in <= '1';</pre>
    x <= std_logic_vector(to_unsigned(1, x'length));</pre>
    y <= std_logic_vector(to_unsigned(2, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 4, pltbv, pltbs);
check("Carry out", carry_out, '0', pltbv, pltbs);
    print(G_DISABLE_BUGS=0, pltbv, pltbs, "");
    endtest(pltbv, pltbs);
    starttest(4, "Simple carry out test", pltbv, pltbs);
    carry in <= '0';</pre>
    x <= std_logic_vector(to_unsigned(2**G_WIDTH-1, x'length));</pre>
    y <= std logic vector(to unsigned(1, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 0, pltbv, pltbs);
check("Carry out", carry_out, '1', pltbv, pltbs);
    endtest(pltbv, pltbs);
    endsim(pltbv, pltbs, true);
    wait;
 end process p_tc1;
```



# 2

# Tutorial

## Basics

We will demonstrate how to use PITbUtils by showing an example. In this example, we have a DUT (Device Under Test / Design Under Test) with the following entity.

```
entity dut_example is
generic (
    G_WIDTH : integer := 8;
    G_DISABLE_BUGS : integer range 0 to 1 := 1
);
port (
    clk_i : in std_logic;
    rst_i : in std_logic;
    carry_i : in std_logic;
    x_i : in std_logic_vector(G_WIDTH-1 downto 0);
    y_i : in std_logic_vector(G_WIDTH-1 downto 0);
    sum_o : out std_logic_vector(G_WIDTH-1 downto 0);
    sum_o : out std_logic_vector(G_WIDTH-1 downto 0);
    carry_o : out std_logic
    );
end entity dut_example;
```

As you can see, it has a clock- and a reset input port (clk\_i and rst\_i), three other input ports (x\_i, y\_i, and carry\_i), and two output ports (sum\_o and carry\_o). There is also a generic, G\_WIDTH, which sets the number of bits in x\_i, y\_i and sum\_o. The second generic, G\_DISABLE\_BUGS, is very unusual in real designs, but it is useful in this example. We will reveal the purpose of this strange generic later, although some may already be able to guess what it is for.

To verify this DUT, we want the testbench to apply different stimuli to the input ports, and check the response of the output ports. The following code is an example of such a testbench. We will first show all of the code, and then explain parts of it.



```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use work.txt util.all;
use work.pltbutils func pkg.all;
use work.pltbutils comp pkg.all;
entity tb example1 is
 generic (
   G_WIDTH: integer := 8;G_CLK_PERIOD: time := 10 ns;G_DISABLE_BUGS: integer range 0 to 1 := 0
  );
end entity tb example1;
architecture bhv of tb example1 is
  -- Simulation status- and control signals
  -- for accessing .stop sim and for viewing in waveform window
  signal pltbs
                          : pltbs_t := C_PLTBS_INIT;
  -- DUT stimuli and response signals
  signal clk : std_logic;
signal rst : std_logic;
  signal rst : std_logic;
signal carry_in : std_logic;
signal x : std_logic_vector(G_WIDTH-1 downto 0);
  signal x
  signal y : std_logic_vector(G_WIDTH-1 downto 0);
signal sum : std_logic_vector(G_WIDTH-1 downto 0);
signal carry_out : std_logic;
begin
  dut0 : entity work.dut example
    generic map (
                          => G WIDTH,
      G WIDTH
      G DISABLE BUGS => G DISABLE BUGS
    )
    port map (
                         => clk,
      clk i
                         => rst,
      rst i
                         => carry_in,
=> x,
      carry_i
      x_i
y_i
                         => y,
                          => sum,
      sum o
      carry o
                          => carry out
    );
  clkgen0 : pltbutils clkgen
    generic map(
      G PERIOD
                         => G CLK PERIOD
    )
    port map(
                         => clk,
      clk o
                         => pltbs.stop_sim
      stop sim i
    );
```

1/13/2014

```
-- Testcase process
  -- NOTE: The purpose of the following code is to demonstrate some of the
  -- features of PlTbUtils, not to do a thorough verification.
  p_tc1 : process
    variable pltbv : pltbv t := C PLTBV INIT;
  begin
    startsim("tc1", pltbv, pltbs);
                <= '1';
    rst
    carry_in <= '0';</pre>
                 <= (others => '0');
    х
                 <= (others => '0');
    V
    starttest(1, "Reset test", pltbv, pltbs);
    waitclks(2, clk, pltbv, pltbs);
    check("Sum during reset", sum,
                                                    0, pltbv, pltbs);
    check("Carry out during reset", carry_out, '0', pltbv, pltbs);
                 <= '0';
    rst
    endtest(pltbv, pltbs);
    starttest(2, "Simple sum test", pltbv, pltbs);
carry_in <= '0';</pre>
    x <= std logic vector(to unsigned(1, x'length));</pre>
    y <= std_logic_vector(to_unsigned(2, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 3, pltbv, pltbs);
check("Carry out", carry_out, '0', pltbv, pltbs);
                                       3, pltbv, pltbs);
    endtest(pltbv, pltbs);
    starttest(3, "Simple carry in test", pltbv, pltbs);
    print(G DISABLE BUGS=0, pltbv, pltbs, "Bug here somewhere");
    carry in <= '1';
    x <= std_logic_vector(to_unsigned(1, x'length));</pre>
    y <= std logic vector(to unsigned(2, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 4, pltbv, pltbs);
check("Carry out", carry_out, '0', pltbv, pltbs);
    print(G_DISABLE_BUGS=0, pltbv, pltbs, "");
    endtest(pltbv, pltbs);
    starttest(4, "Simple carry out test", pltbv, pltbs);
    carry_in <= '0';</pre>
    x <= std_logic_vector(to_unsigned(2**G WIDTH-1, x'length));</pre>
    y <= std_logic_vector(to_unsigned(1, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 0, pltbv, pltbs);
check("Carry out", carry_out, '1', pltbv, pltbs);
                                       0, pltbv, pltbs);
    endtest(pltbv, pltbs);
    endsim(pltbv, pltbs, true);
    wait:
  end process p tc1;
end architecture bhv;
```



As the testbench example shows, the following packages are needed (in addition to the usual std\_logic\_1164, etc):

use work.txt\_util.all; use work.pltbutils\_func\_pkg.all; use work.pltbutils\_comp\_pkg.all;

txt\_util contains functions and procedures for handling strings.

pltbutils\_func\_pkg contains type definitions, functions and procedures for controlling stimuli and checking response.

pltbutils\_comp\_pkg contains component declarations for testbench components.

PITbUtils uses a variable called pltbv, and a signal called pltbs, for controlling the simulation and keeping track of status. The pltbs signal is useful for viewing in the simulator's waveform window. pltbs is a record containing a number of members which show various information. Expand pltbs in the simulator's waveform window to expose the members. To make it prettier, you can make use of ModelSim's Combine Signals feature. Each member of the pltbs record can be set to be its own Combined Signal, see the waveform images in this document. Other simulators usually have similar features.

The DUT is instansiated in the testbench, as well as a clock generator component from PITbUtils.

There is also a testcase process, which feeds the DUT with stimuli, and checks the results.

The testcase process starts with calling the procedure startsim(). This procedure clears pltbv and pltbs, and outputs a message to the transcript and to the waveform window to inform that the simulation now starts. The first argument to startsim is the name of the testcase.

The last arguments of startsim(), and to many other procedures in PITbUtils, are pltbv and pltbs.

After initiating stimuli to the DUT, we call the procedure starttest() with the number and name for the first test. starttest() prints the test number and test name to the transcript and to the waveform window, and updates pltbv and pltbs.

Then we need to wait until the DUT has reacted to the stimuli. We do this by calling the procedure waitclks(), which waits a specified number of cycles of the specified clock.

After this, we start checking the results, by examining the outputs from the DUT. To do this, we use the check() procedure. The first argument is a text string that specifies what we check, the second argument is the signal or variable that we want to examine, and the third is the expected value of the signal or variable. If the examined signal holds the expected value, nothing is printed. But if the value is incorrect, the string in the first argument is printed, together with the actual and expected values of the signal. The number and name of the test (as specified with starttest()) is also printed. PITbUtils' check counter is incremented for every check() procedure call, and the error counter is incremented in case of error.

After the test, we call endtest().

We make a number of different tests by calling starttest(), setting stimuli, waiting for the DUT to react with waitclks() or some other means, and checking the outputs with the check() procedure, and calling endtest().

Finally, we call the endsim() procedure, which prints an end-of-simulation message to the transcript, and presents the results, including a SUCCESS or FAIL message.

The start-of-simulation message, end-of-simulation message, and SUCCESS/FAIL messages are unique, to make them easy to search for by scripts. This simplifies collection of simulation status for regression tests with a lot of different simulations.

Try it out in your simulator! The pltbutils files that need to be compiled are located in src/vhdl/, and they are listed in compile order in pltbutils\_files.lst . The example DUT file is located in examples/vhdl/rtl\_example/, and the example testbench files are located in examples/vhdl/example1/. The files are listed in compile order in example\_dut.lst and tb\_example1\_files.lst .

If you are a ModelSim user, there are .do files available in sim/modelsim\_tb\_example1/run/

To use them, start Start ModelSim, and in the ModelSim Gui select the menu item File->Change directory... Navigate to the PITbUtils directory sim/modelsim\_tb\_example1/run/ and click Ok. Then, in the transcript window, type do run.do .



The simulation will start, and the transcript from the simulation looks as follows.

Transcript	
e <u>E</u> dit <u>V</u> iew <u>W</u> indow	
Transcript	
]	
Loading std.standard	
Loading std.textio(body)	
Loading ieee.std_logic_1164(body)	
Loading work.txt_util(body)	
Loading ieee.numeric_std(body)	
Loading work.pltbutils_type_pkg(body)	
Loading work.pltbutils_user_cfg_pkg(body)	
Loading work.pltbutils_func_pkg(body)	
Loading work.pltbutils_comp_pkg	
Loading work.tb_example(bhv)	
Loading work.dut_example(rt1)	
Loading work.pltbutils_clkgen(bhv)	
Loading work.tc_example(tc1)	
START OF SIMULATION	
Testcase: tcl	
0 pa	
Test 1: Reset test (0 ps)	
Done with test 1: Reset test (15000 ps)	
Test 2: Simple sum test (15000 ps)	
Done with test 2: Simple sum test (35000 ps)	
Test 3: Simple carry in test (35000 ps)	
** Error: Check 5; Sum; Actual=0x03 Expected=0x04 in test 3 Simple carry in test	
Time: 55 ns Iteration: 1 Instance: /tb_example/tc0	
Done with test 3: Simple carry in test (55000 ps)	
Test 4: Simple carry out test (55000 ps)	
Done with test 4: Simple carry out test (75000 ps)	
END OF SIMULATION	
Note: the results presented below are based on the PlTbUtil's check() procedure calls.	
The design may contain more errors, for which there are no check() calls.	
75 na	
4 Tests	
8 Checks	
1 Errors	
See FALL See	
IM 4>	
ן אד ניש	

The transcript says that one error has been found at 55 ns, in test 3; Simple carry in test.



Wave														- 0 <b>X</b>
File Edit View Add I	Format	Tools Wi	indow											
📰 Wave - Default 🚃														
🗋 🗗 📽 🖬 🖏 🎒 📋	¥ ≞ (	<b>t</b> 2 2	0- M	₽ ₽	🕸 👑 (	2 🕺	@ 🕇 <	- 🛶   🗄	100 g	s 🛊 💵	i i 🎗	ፍ 🗄 🕴	ውብ	• 🔟 🕥 👁
N 🖪 🕸 🏗 🖪	Ľ	┟┶┑	12.2	₣_⊒[]	<b>9. 9</b>	🗣 (	3+   🎆	ତ୍ ତ୍	<b>Q</b> 强			J.J.	J	
<b>\$</b> 1+	Msgs						7							
Simulation info														
	0	1	2		3		4		0					
	END OF	Reset test	)Simple	sum test			est )Simpl	carry out t	est)END	OF SIMULAT	ION			
Info		tc1	-			ere somev								
Checks Errors	8	0	2		<u>(4</u>		)6		)8					
Errors StopSim	1	0					<u>(1</u>							
— Tb —	1													
-> dk	0									-				
🔥 rst	0													
📥 carry_in	0													
	111111	00000000	)00000	001			(1111	1111						
		00000000	00000				0000							
	000000(	U (000000	000	0000	0011			00000	0000					
🔷 carry_out	1													
	-													
	0													
₄ rst_i ₄ carry_i	0						<u> </u>							
	1111111	00000000	00000	001			X1111	1111						
		00000000	00000				)0000							
		U 000000		)0000	0011		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	)00000	0000					
carry_o	1													
	011111	000000000	00000	0001			0111	11111						
	000000(	000000000	00000	0010			0000							
		000000000			00000	0001	0000							
	100000(	U 000000	0000	0000	00011			(1000	00000					
End														
	000 ps	)S			4000	0 ps			800	00 ps			1200	00 ps
🔓 🌽 🤤 🛛 Cursor 1	0 ps	0 ps												
₹ Þ	• •	<b>▲</b>												Þ
0 ps to 131072 ps														
r														

The waveform window looks like this.

Here we can see the error detected at the point in time where the error counter increments from 0 to 1. Again, we can that the error is found in test 3, the Simple carry in test.

Have a look at the DUT code in examples/vhdl/rtl\_example/dut\_example.vhd . It looks as follows.



```
x <= resize(unsigned(x_i), G_WIDTH+1);
y <= resize(unsigned(y_i), G_WIDTH+1);
c <= resize(unsigned(std_logic_vector'('0' & carry_i)), G_WIDTH+1);
p_sum : process(clk_i)
begin
    if rising_edge(clk_i) then
        if rst_i = '1' then
            sum <= (others => '0');
    else
        if G_DISABLE_BUGS = 1 then
            sum <= x + y + c;
        else
            sum <= x + y;
        end if;
end if;
end if;
end process;
```

The code really looks suspisious. If the generic G\_DISABLE\_BUGS is not one, the carry input is not added to the sum. But we need the carry input to be added to the sum!

A simple way do disable this bug, is to set the generic G\_DISABLE\_BUGS to one. In this case, this can be done very easily, without any modifying and code.

In the ModelSim transcript window, type

do run\_bugfixed.do

This will run the test again, but now with the generic G\_DISABLE\_BUGS set to 1.

The transcript and waveform windows will now look like the following images.



📮 Transcript
File Edit View Window
A Transcript + 4
] <b>□ - ☞ 및 ☆ 巻   ½ № 絶 ⊉ ⊉   ⊘ - M </b> È №
# Loading entity tc_example
<pre># vsim -l/log/tc1.log -GG_DISABLE_BUGS=1 tb_example</pre>
# Loading std.standard
# Loading std.textio(body)
<pre># Loading ieee.std_logic_1164(body)</pre>
# Loading work.txt_util(body)
<pre># Loading ieee.numeric_std(body)</pre>
<pre># Loading work.pltbutils_type_pkg(body)</pre>
# Loading work.pltbutils_user_cfg_pkg(body)
<pre># Loading work.pltbutils_func_pkg(body)</pre>
# Loading work.pltbutils_comp_pkg
# Loading work.tb_example(bhv)
<pre># Loading work.dut_example(rtl)</pre>
# Loading work.pltbutils_clkgen(bhv)
<pre># Loading work.tc_example(tc1)</pre>
*
# START OF SIMULATION
# Testcase: tcl
ŧ 0 pa
# Test 1: Reset test (0 ps)
# Done with test 1: Reset test (15000 ps)
# Test 2: Simple sum test (15000 ps)
# Done with test 2: Simple sum test (35000 ps)
# Test 3: Simple carry in test (35000 ps)
# lest 3: Simple carry in test (SS000 ps)
# Done with test 3: Simple carry in test (55000 ps)
* Test 4: Simple carry out test (55000 ps)
Floet 4: Simple carry out cest (75000 ps)
# Done with test 4: Simple carry dut test (7500 ps)
# END OF SIMULATION
* Note: the results presented below are based on the PITbUtil's check() procedure calls.
* The design may contain more errors, for which there are no check() calls.
* 75 ns
* 4 Tests
* 8 Checks
+ 0 Errors
* *** SUCCESS ***
·
VSIM 6>
,



Wave ile Edit View Add	Format Tools	Window									
Wave - Default	Torriac Tools	Window									
🗋 • 🚘 日 🛸 🚭	X Dia 🛍 🔊 d	»   🙆 . 👪 🖭 🗗	. 🛛 🕸 🕍 🎸		📥 👞 i 🖅	100 -	্ৰ হা হ	• FL 🗙 -	<u>@</u> ∶ ณิ ก	የ ብን ብ	
								+ = + = +	🍑   ນັນ	່ມ່າຍາ	
💽 💁 🗈 🛙	▫║╩╘飞:	⊻ l l l l l l l	🖏 - 📲 😴	🥰 🛛 🌬 🛛 🍘	ା ର୍ ପ୍ ଦ	🔊 🕰 🔍	💷 🎩				
<u>.</u>	Msgs		,								
— Simulation info ——											
🔶 TestNumber	0 1	2	3	(4		)0					
🖅 🔶 TestName	END OF Reset test	)Simple sum test	)Simple	carry in test Sim	ole carry out te	st)END (	F SIMULATIC	N			
🖅 🔶 Info	tc1 <mark>tc1</mark>										
Checks	8 0	<u>/2</u>	<u>)</u> 4	)6		)8					
Errors	0 0										
🔶 StopSim — Tb ————	1										
dk	0										
🕹 rst	0										
🧄 carry_in	0										
<b>≞</b> –∲ x	111111: 00000000	00000001		<u>)</u> 111	11111						
<b>≞-</b> ∲ У	0000000				00001						
. ∎	000000( U )000	000 000	00011	00000 100	00000	000					
carry_out	1										
	0										
st i	0										
👍 carry_i	0										
	111111:00000000	00000001		(111	11111						
<b>≞-</b> \$ y_i	000000( <mark>00000000</mark>				00001						
sum_o	000000( U 0000	000 000	000011	00000100	)00000	000					
_ carry_o	1	Vagagagag		V							
<b>≞</b> –∲ × ∓–∲ γ	011111 00000000				111111 000001						
±=	000000000000000000000000000000000000000		100000		000001						
∎	100000( U 0000		0000011	000000100	(10000	0000					
Now	000 ps		4000	) ps			00 ps		1 1	120000 p	s –
🗟 🎸 😑 🛛 Cursor 1	0 ps 0 ps		1000								
< →											Þ
ps to 131072 ps											

This tutorial has shown some of the available procedures and testbench components in PlTbUtils. For a complete list, see the reference section.

When you want to make your own testbenches with PlTbUtils, have a look at the template files in templates/vhdl/template1/.



#### **Testbench with multiple testcases**

In some cases, it is more convenient to not include the testcase process in the testbench top. Instead, we can put the testcase process in its own VHDL component. Then we can have alternative architectures for this component, with different testcase processes.

This is practial for large testbenches with a lot of testbench components and other code, with a requirement for multiple testcases. Then we don't have to write a new testbench for each testcase.

The following is an example of such a testbench.

```
OpenCores
```

```
library ieee;
use ieee.std_logic_1164.all;
use work.pltbutils func pkg.all;
use work.pltbutils_comp_pkg.all;
entity tb example2 is
  generic (
                       : integer := 8;
: time := 10 ns;
: integer range 0 to 1 := 0
    G WIDTH
    G_CLK PERIOD
    G DISABLE BUGS
  );
end entity tb_example2;
architecture bhv of tb example2 is
  -- Simulation status- and control signals
  -- for accessing .stop_sim and for viewing in waveform window signal pltbs : pltbs_t := C_PLTBS_INIT;
  signal pltbs
  -- DUT stimuli and response signals
  signal clk : std_logic;
signal rst : std logic;
  signal rst : std_logic;
signal carry_in : std_logic;
signal x : std_logic_vector(G_WIDTH-1 downto 0);
signal y : std_logic_vector(G_WIDTH-1 downto 0);
signal sum : std_logic_vector(G_WIDTH-1 downto 0);
signal carry_out : std_logic;
begin
  dut0 : entity work.dut example
    generic map (
      G WIDTH
                           => G WIDTH,
      G DISABLE BUGS => G DISABLE BUGS
    )
    port map (
      clk_i
                            => clk,
       rst i
                           => rst,
                          => carry_in,
      carry_i
      x_i
                          => x,
      y_i
                          => y,
=> sum,
      sum o
                          => carry_out
      carry_o
    );
  clkgen0 : pltbutils_clkgen
    generic map(
      G_PERIOD
                          => G CLK PERIOD
     )
    port map(
      clk o
                           => clk,
      stop_sim_i
                          => pltbs.stop sim
    );
  tc0 : entity work.tc_example2
    generic map (
      G WIDTH
                           => G WIDTH,
      G_DISABLE_BUGS => G_DISABLE_BUGS
     )
    port map(
      pltbs
                           => pltbs,
                          => clk,
      clk
                            => rst,
       rst
                          => carry_in,
       carry_in
       х
                           => x,
      У
                            => y,
                          => sum,
       sum
                          => carry_out
       carry_out
```

```
);
```

end architecture bhv;



Instead of a testcase process, we instansiate a testcase component (tc\_example2). This testcase component has an entity defined in one file, and the architecture defined in another file. This makes it possible to have several different testcases for the same testbench. Just compile the testcase architecture that you want to use for a specific simulation run.

The entity declaration for the testcase looks as follows.

```
library ieee;
use ieee.std logic 1164.all;
use work.pltbutils func pkg.all;
entity tc example2 is
 generic (
               : integer := 8;
   G WIDTH
   G DISABLE BUGS : integer range 0 to 1 := 0
 );
 port (
   : out std_logic_vector(G_WIDTH-1 downto 0);
: in std_logic_vector(G_WIDTH-1 downto 0);
   У
   sum
   sum : in std_logic
carry_out : in std_logic
 );
end entity tc example2;
```

The ports of the testcase components are the same as for the DUT, but the mode (direction) of the ports are the opposite, so the testcase component can drive the inputs of the DUT, and detect the values of the output of the DUT. The only exception to this rule is the clock, which is an input, just as for the DUT.

There is also an output port for pltbs, because pltbs is driven from the tc architecture.

The entity is stored in its' own file.

The architecture contains the testcase process. There can be several different architecture files. The architecture looks as follows.



```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use work.txt util.all;
use work.pltbutils func pkg.all;
-- NOTE: The purpose of the following code is to demonstrate some of the
-- features in PlTbUtils, not to do a thorough verification.
architecture tc1 of tc_example2 is
begin
  p_tc1 : process
    variable pltbv : pltbv_t := C_PLTBV_INIT;
  begin
    startsim("tc1", pltbv, pltbs);
    rst <= '1';
    carry_in <= '0';</pre>
                 <= (others => '0');
    х
                <= (others => '0');
    У
    starttest(1, "Reset test", pltbv, pltbs);
    waitclks(2, clk, pltbv, pltbs);
    check("Sum during reset", sum,
                                                    0, pltbv, pltbs);
    check("Carry out during reset", carry_out, '0', pltbv, pltbs);
         <= '0';
    rst
    endtest(pltbv, pltbs);
    starttest(2, "Simple sum test", pltbv, pltbs);
carry_in <= '0';</pre>
    x <= std logic vector(to unsigned(1, x'length));</pre>
    y <= std logic vector(to unsigned(2, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 3, pltbv, pltbs);
check("Carry out", carry_out, '0', pltbv, pltbs);
    check("Sum",
    endtest(pltbv, pltbs);
    starttest(3, "Simple carry in test", pltbv, pltbs);
    print(G_DISABLE_BUGS=0, pltbv, pltbs, "Bug here somewhere");
    carry in <= '1';
    x <= std_logic_vector(to_unsigned(1, x'length));</pre>
    y <= std logic vector(to unsigned(2, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 4, pltbv, pltbs);
check("Carry out", carry_out, '0', pltbv, pltbs);
                                      4, pltbv, pltbs);
    print(G DISABLE BUGS=0, pltbv, pltbs, "");
    endtest(pltbv, pltbs);
    starttest(4, "Simple carry out test", pltbv, pltbs);
    carry_in <= '0';</pre>
    x <= std_logic_vector(to_unsigned(2**G_WIDTH-1, x'length));</pre>
    y <= std logic vector(to unsigned(1, x'length));</pre>
    waitclks(2, clk, pltbv, pltbs);
    check("Sum", sum, 0, pltbv, pltbs);
check("Carry out", carry_out, '1', pltbv, pltbs);
    endtest(pltbv, pltbs);
    endsim(pltbv, pltbs, true);
    wait;
  end process p tc1;
end architecture tc12;
```

Try this too in your simulator. The example testbench files are located in examples/vhdl/example2/. The files are listed in compile order in tb\_example2\_files.lst .

If you are a ModelSim user, there are .do files available in sim/modelsim\_tb\_example2/run/

To use them, start Start ModelSim, and in the ModelSim Gui select the menu item File->Change directory... Navigate to the PITbUtils directory



 $sim/modelsim\_tb\_example2/run/$  and click Ok. Then, in the transcript window, type do run\\_tc1.do .

Also try

do run\_tc1\_bugfixed.do

Template files for this type of testbench is available in templates/vhdl/template2/.



## **User Configuration**

It is possible to configure some aspects of PlTbUtils's behaviour, by modifying the package file pltbutils\_user\_cfg.pkg.

It is recommended NOT to modify the file directly. Instead, copy it to another directory and modify the copy. Make the simulator read the modified copy instead of the original. This makes it easier to update pltbutils to a later version without destroying the modifications. After updating, check if anything has changed in the file, and change your modified copy accordingly.

# **Configuring Simulation Halt**

When calling endsim(), the signal stop\_sim is set to '1'. When set, all clock generators etc in the testbench and the DUT should stop, so there will be no further events in the simulation. The simulator will detect that nothing more will happen, and stops the simulation.

In some cases, it is not possible to stop clock generators, PLL models etc. In that case, endsim() can force a simulaton halt, by setting the force argument to true.

The declaration of endsim() is

```
procedure endsim(
   signal pltbutils_sc : out pltbutils_sc_t;
   constant show_success_fail : in boolean := false;
   constant force : in boolean := false
);
```

so to force a simulation halt, call endsim with

endsim(pltbutils\_sc, true, true);

This stops the simulationg using an assert-failure. This works in all versions of VHDL, but it is an ugly way of doing it, since it outputs a failure message for something which isn't a failure.

You can change the way the simulation stops when the force flag is set in your copy of pltbutils\_user\_cfg.vhd.

Change the constant c\_PLTBUTILS\_USE\_CUSTOM\_STOPSIM to true, and modify the behaviour of the procedure custom\_stopsim(). In VHDL-2008 the new keywords stop and finish was introduced. Try one of them, for example.



### **Configuring Messages for Integration Environments**

It is possible adapt the status messages to suit various continous integration environments, e.g. TeamCity, by specifying what the messages should look like.

You can create your own messages printed when starting and stopping a simulation, starting and stopping a test, for checking, etc.

In your copy of pltbutils\_user\_cfg\_pkg.vhd, set one or more of the message constants to true, and modify the associated procedure.

The constants are

C\_PLTBUTILS\_USE\_CUSTOM\_STARTSIM\_MSG C\_PLTBUTILS\_USE\_CUSTOM\_ENDSIM\_MSG C\_PLTBUTILS\_USE\_CUSTOM\_STARTTEST\_MSG C\_PLTBUTILS\_USE\_CUSTOM\_ENDTEST\_MSG C\_PLTBUTILS\_USE\_CUSTOM\_CHECK\_MSG C\_PLTBUTILS\_USE\_CUSTOM\_ERROR\_MSG

The corresponding procedures already contain examples for TeamCity. Modify if you use another environment.

You can disable the standard messages by setting the standard constants to false (C PLTBUTILS USE STD STARTSIM MSG etc).



# 3

# Reference

## **PITbUtils files**

The PITbUtils files are located in src/vhdl/ . The files needed to be compiled are listed in compile order in pltbutils\_files.lst .

See example testbenches using PITbUtils in examples/vhdl/ . This code can be simulated from sim/modelsim\_tb\_example1/run/ and sim/modelsim\_tb\_example2/run/ .

Template code is available in templates/vhdl/.



#### **Functions and procedures**

#### startsim

```
procedure startsim(
    constant testcase_name : in string;
    variable pltbv : inout pltbv_t;
    signal pltbs : out pltbs_t
)
```

Displays a message at start of simulation message, and initializes PlTbUtils' status and control variable and -signal. Call startsim() only once.

Arguments:

testcase\_name Name of the test case, e.g. "tc1".

pltbv, pltbs PlTbUtils' status- and control variable and -signal.

The start-of-simulation message is not only intended to be informative for humans. It is also intended to be searched for by scripts, e.g. for collecting results from a large number of regression tests.

#### Example:

startsim("tc1", pltbutils\_sc);



#### endsim

```
procedure endsim(
```

```
variable pltbv : inout pltbv_t;
signal pltbs : out pltbs_t;
constant show_success_fail : in boolean := false;
constant force : in boolean := false
```

Displays a message at end of simulation message, presents the simulation results, and stops the simulation. Call endsim() it only once.

Arguments:

pltbv, pltbs	PITbUtils' status- and control variable and -signal.
show_success_fail	If true, endsim() shows "*** SUCCESS ***", "*** FAIL ***", or "*** NO CHECKS ***". Optional, default is false.
force	If true, forces the simulation to stop using an assert failure statement. Use this option only if the normal way of stopping the simulation doesn't work (see below). Optional, default is false.

The testbench should be designed so that all clocks stop when endsim() sets the signal stop\_sim to '1'. This should stop the simulator.

In some cases, that doesn't work, then set the force argument to true, which causes a false assert failure, which should stop the simulator.

The end-of-simulation messages and success/fail messages are not only intended to be informative for humans. They are also intended to be searched for by scripts, e.g. for collecting results from a large number of regression tests.

Examples: endsim(pltbutils\_sc); endsim(pltbutils\_sc, true); endsim(pltbutils sc, true, true);



#### starttest

```
procedure starttest(
```

```
constant num : in integer := -1;
constant name : in string;
variable pltbv : inout pltbv_t;
signal pltbs : out pltbs_t
```

Sets a number (optional) and a name for a test. The number and name will be printed to the screen, and displayed in the simulator's waveform window.

The test number and name is also included if there errors reported by the check() procedure calls.

Arguments:

num Test number. Optional, default is to increment the current test number.

name Test name.

pltbv, pltbs PlTbUtils' status- and control variable and -signal.

If the test number is omitted, a new test number is automatically computed by incrementing the current test number. Manually setting the test number may make it easier to find the test code in the testbench code, though.

Examples:

```
starttest("Reset test", pltbv, pltbs);
starttest(1, "Reset test", pltbv, pltbs);
```



#### endtest

```
procedure endtest(
   variable pltbv : inout pltbv_t;
   signal pltbs : out pltbs_t
)
```

Prints an end-of-test message to the screen.

Arguments: pltbv, pltbs

PITbUtils' status- and control variable and -signal.

Example: endtest(pltbv, pltbs);



## print printv print2

procedure print(			
signal s		011	string;
constant txt			string,
)	•	±11	bering
,			
procedure print(			
constant active	:	in	boolean;
signal s	:	out	string;
constant txt	:	in	string
)			
procedure print(			
variable pltbv	:	inout	pltbv_t;
signal pltbs	:	out	pltbs_t;
constant txt	:	in	string
)			
procedure print(			
procedure print( constant active	:	in	boolean;
			<pre>boolean; pltbv_t;</pre>
constant active	:	inout	
constant active variable pltbv	:	inout out	pltbv_t;
constant active variable pltbv signal pltbs	:	inout out	<pre>pltbv_t; pltbs_t;</pre>
constant active variable pltbv signal pltbs constant txt	:	inout out	<pre>pltbv_t; pltbs_t;</pre>
constant active variable pltbv signal pltbs constant txt	:	inout out	<pre>pltbv_t; pltbs_t;</pre>
<pre>constant active variable pltbv signal pltbs constant txt )</pre>	::	inout out in	<pre>pltbv_t; pltbs_t;</pre>
<pre>constant active variable pltbv signal pltbs constant txt ) procedure printv(</pre>	::	inout out in	<pre>pltbv_t; pltbs_t; string</pre>
<pre>constant active variable pltbv signal pltbs constant txt ) procedure printv( variable s</pre>	::	inout out in out	<pre>pltbv_t; pltbs_t; string string;</pre>
<pre>constant active variable pltbv signal pltbs constant txt ) procedure printv( variable s constant txt</pre>	::	inout out in out	<pre>pltbv_t; pltbs_t; string string;</pre>
<pre>constant active variable pltbv signal pltbs constant txt ) procedure printv( variable s constant txt</pre>	::	inout out in out	<pre>pltbv_t; pltbs_t; string string;</pre>
<pre>constant active variable pltbv signal pltbs constant txt ) procedure printv( variable s constant txt )</pre>	::	inout out in out in	<pre>pltbv_t; pltbs_t; string string;</pre>
<pre>constant active variable pltbv signal pltbs constant txt ) procedure printv( variable s constant txt ) procedure printv(</pre>	: : : : :	inout out in out in	<pre>pltbv_t; pltbs_t; string string; string</pre>
<pre>constant active variable pltbv signal pltbs constant txt ) procedure printv( variable s constant txt ) procedure printv( constant active</pre>	: : : : :	inout out in out in in out	<pre>pltbv_t; pltbs_t; string string; string boolean;</pre>

OpenCores	PITbUtils Specification	1/13/2014
procedure print2(		
signal s	: out string;	
constant txt	: in string	
)		
procedure print2(		
constant active	: in boolean;	
signal s	: out string;	
constant txt	: in string	
)		
procedure print2(		
variable pltbv	: inout pltbv_t;	
signal pltbs	: out pltbs_t;	
constant txt	: in string	
)		
procedure print2(		
constant active	: in boolean;	
variable pltbv	: inout pltbv_t;	
signal pltbs	: out pltbs_t	
constant txt	: in string	
)		

print() prints text messages to a signal for viewing in the simulator's waveform window. printv() does the same thing, but to a variable instead. print2() prints both to a signal and to the transcript window.

The type of the output can be string or pltbv+pltbs.

Arguments:

S	Signal or variable of type string to be printed to.
txt	The text.
active	The text is only printed if active is true. Useful for debug switches, etc.
pltbv, pltbs	PITbUtils' status- and control variable and -signal.

If the string txt is longer than the signal s, the text will be truncated. If txt is shorter, s will be padded with spaces.

NOTE: more print procedures are available in txt\_util.txt .



#### Examples:



#### waitclks

procedure	waitclks(

CO	nstant	n	:	in	natural;		
si	gnal	clk	:	in	std_logi	с;	
va	riable	pltbv	:	inout	<pre>pltbv_t;</pre>		
si	gnal	pltbs	:	out	<pre>pltbs_t;</pre>		
со	nstant	falling	:	in	boolean	:=	false;
со	nstant	timeout	:	in	time	:=	C_PLTBUTILS_TIMEOUT
)							

Waits specified amount of clock cycles of the specified clock. Or, to be more precise, a specified number of specified clock edges of the specified clock.

Arguments:

n	Number of rising or falling clock edges to wait.			
clk	The clock to wait for.			
pltbv, pltbs	PITbUtils' status- and control variable and -signal.			
falling	If true, waits for falling edges, otherwise rising edges. Optional, default is false.			
timeout	Timeout time, in case the clock is not working. Optional, default is C_PLTBUTILS_TIMEOUT.			

#### Examples:

waitclks(5,	sys_clk,	pltbv,	pltbs)	;	
waitclks(5,	sys_clk,	pltbv,	pltbs,	true);	
waitclks(5,	sys clk,	pltbv,	pltbs,	<pre>true, 1 ms);</pre>	



#### waitsig

Waits until a signal has reached a specified value after specified clock edge.

Arguments:

S	The signal to test. Supported types: integer, std_logic, std_logic_vector, unsigned, signed.
value	Value to wait for. Same type as data or integer.
clk	The clock.
pltbv, pltbs	PITbUtils' status- and control variable and -signal.
falling	If true, waits for falling edges, otherwise rising edges. Optional, default is false.
timeout	Timeout time, in case the clock is not working. Optional, default is C_PLTBUTILS_TIMEOUT.
Examples:	

```
waitsig(wr_en, '1', sys_clk, pltbv, pltbs);
waitsig(rd_en, 1, sys_clk, pltbv, pltbs, true);
waitclks(full, '1', sys clk, pltbv, pltbs, true, 1 ms);
```



#### check

procedure check(	
constant rpt	: in string;
constant data	: in integer   std_logic   std_logic_vector   unsigned   signed;
constant expected	: in integer   std_logic   std_logic_vector   unsigned   signed;
variable pltbv	: inout pltbv_t;
signal pltbs	: out pltbs_t
)	
procedure check(	
constant rpt	: in string;
constant data	: in std_logic_vector;
constant expected	: in std_logic_vector;
constant mask	: in std_logic_vector;
variable pltbv	: inout pltbv_t;
signal pltbs	: out pltbs_t
)	
procedure check(	
constant rpt	: in string;
constant expr	: in boolean;
variable pltbv	: inout pltbv_t;
signal pltbs	: out pltbs_t
)	

Checks that the value of a signal or variable is equal to expected. If not equal, displays an error message and increments the error counter.

Arguments:

rpt	Report message to be displayed in case of mismatch. It is recommended that the message is unique and that it contains the name of the signal or variable being checked. The message should NOT contain the expected value, becase check() prints that automatically.
data	The signal or variable to be checked. Supported types: integer, std_logic, std_logic_vector, unsigned, signed.
expected	Expected value. Same type as data, or integer.
mask	Bit mask and:ed to data and expected before comparison. Optional if data is std_logic_vector. Not allowed for other types.
expr	booleanexpressionforchecking.This makes it possible to check any kind of expresion,not just equality.
pltbv, pltbs	PITbUtils' status- and control variable and -signal.

#### Examples:



## **Testbench components**

#### pltbutils\_clkgen

Creates a clock for use in a testbech. The clock stops when input port stop\_sim goes '1'. This makes the simulator stop (unless there are other infinite processes running in the simulation).

Generic	Width	Туре	Description
G_PERIOD	1	time	Clock period.
G_INITVA	1	std_logic	Initial value of the non-inverted clock output.
LUE			

Port	Width	Direction	Description
clk_o	1	Output	Non-inverted clock output.
			Use this output for single ended or differential
			clocks.
clk_n_o	1	Output	Inverted clock output.
		_	Use if a differential clock is needed, leave open if
			single-ended clock is needed.
stop_sim_i	1	Input	When '1', stops the clock. This will normally stop
			the simulation.