URL
https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk
Subversion Repositories qaz_libs
[/] [qaz_libs/] [trunk/] [avalon_lib/] [src/] [ast_if.sv] - Rev 33
Compare with Previous | Blame | View Log
////////////////////////////////////////////////////////////////////////// //////// Copyright (C) 2015 Authors and OPENCORES.ORG //////// //////// This source file may be used and distributed without //////// restriction provided that this copyright statement is not //////// removed from the file and that any derivative work contains //////// the original copyright notice and the associated disclaimer. //////// //////// This source file is free software; you can redistribute it //////// and/or modify it under the terms of the GNU Lesser General //////// Public License as published by the Free Software Foundation; //////// either version 2.1 of the License, or (at your option) any //////// later version. //////// //////// This source is distributed in the hope that it will be //////// useful, but WITHOUT ANY WARRANTY; without even the implied //////// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //////// PURPOSE. See the GNU Lesser General Public License for more //////// details. //////// //////// You should have received a copy of the GNU Lesser General //////// Public License along with this source; if not, download it //////// from http://www.opencores.org/lgpl.shtml //////// //////////////////////////////////////////////////////////////////////////interfaceast_if#(EW = 1, // error signal width in bits.CW = 1, // channel width in bits.SW = 8, // Data symbol width in bits. Should be 8 for byte oriented interfaces.NSB, // Numbers of symbols per beatNSB_L = (NSB == 1) ? 1 : $clog2(NSB) // empty width)(input reset,input clk);wire [(SW*NSB)-1:0] data;wire valid;wire ready;wire startofpacket;wire endofpacket;wire [NSB_L-1:0] empty;wire [CW-1:0] channel;wire [EW-1:0] error;// --------------------------------------------------------------------//endinterface
