URL
https://opencores.org/ocsvn/rf6809/rf6809/trunk
Subversion Repositories rf6809
[/] [rf6809/] [trunk/] [software/] [boot/] [boot_rom.lst] - Rev 15
Go to most recent revision | Compare with Previous | Blame | View Log
3 error(s), 526 warning(s) unlisted in pass 1; ============================================================================; __; \\__/ o\ (C) 2013-2022 Robert Finch, Waterloo; \ __ / All rights reserved.; \/_// robfinch<remove>@opencores.org; ||;;; BSD 3-Clause License; Redistribution and use in source and binary forms, with or without; modification, are permitted provided that the following conditions are met:;; 1. Redistributions of source code must retain the above copyright notice, this; list of conditions and the following disclaimer.;; 2. Redistributions in binary form must reproduce the above copyright notice,; this list of conditions and the following disclaimer in the documentation; and/or other materials provided with the distribution.;; 3. Neither the name of the copyright holder nor the names of its; contributors may be used to endorse or promote products derived from; this software without specific prior written permission.;; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.;; ============================================================================;; ============================================================================; __; \\__/ o\ (C) 2013-2022 Robert Finch, Waterloo; \ __ / All rights reserved.; \/_// robfinch<remove>@opencores.org; ||;;; BSD 3-Clause License; Redistribution and use in source and binary forms, with or without; modification, are permitted provided that the following conditions are met:;; 1. Redistributions of source code must retain the above copyright notice, this; list of conditions and the following disclaimer.;; 2. Redistributions in binary form must reproduce the above copyright notice,; this list of conditions and the following disclaimer in the documentation; and/or other materials provided with the distribution.;; 3. Neither the name of the copyright holder nor the names of its; contributors may be used to endorse or promote products derived from; this software without specific prior written permission.;; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.;; ============================================================================;CR EQU $0D ;ASCII equatesLF EQU $0ATAB EQU $09CTRLC EQU $03CTRLH EQU $08CTRLI EQU $09CTRLJ EQU $0ACTRLK EQU $0BCTRLM EQU $0DCTRLS EQU $13CTRLT EQU $14CTRLX EQU $18XON EQU $11XOFF EQU $13FIRST_CORE EQU 1MAX_TASKNO EQU 63DRAM_BASE EQU $10000000; ROM monitor functions;MF_Monitor EQU 0MF_INCH EQU 1MF_OUTCH EQU 2MF_CRLF EQU 3MF_DisplayString EQU 4MF_DisplayByteAsHex EQU 5MF_DisplayWordAsHex EQU 6MF_ShowSprites EQU 7MF_Srand EQU 8MF_Random EQU 9MF_OSCALL EQU 10MF_GetRange EQU 11mon_numwka EQU $910mon_r1 EQU $920mon_r2 EQU $924; ============================================================================; __; \\__/ o\ (C) S2022 Robert Finch, Waterloo; \ __ / All rights reserved.; \/_// robfinch<remove>@opencores.org; ||;;; BSD 3-Clause License; Redistribution and use in source and binary forms, with or without; modification, are permitted provided that the following conditions are met:;; 1. Redistributions of source code must retain the above copyright notice, this; list of conditions and the following disclaimer.;; 2. Redistributions in binary form must reproduce the above copyright notice,; this list of conditions and the following disclaimer in the documentation; and/or other materials provided with the distribution.;; 3. Neither the name of the copyright holder nor the names of its; contributors may be used to endorse or promote products derived from; this software without specific prior written permission.;; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.;; ============================================================================COREID EQU $FFFFFFFE0MSCOUNT EQU $FFFFFFFE4LEDS EQU $FFFE60001VIA EQU $FFFE60000VIA_PA EQU 1VIA_DDRA EQU 3VIA_ACR EQU 11VIA_IFR EQU 13VIA_IER EQU 14VIA_T3LL EQU 18VIA_T3LH EQU 19VIA_T3CMPL EQU 20VIA_T3CMPH EQU 21TEXTSCR EQU $FFFE00000TEXTREG EQU $FFFE07F00TEXT_COLS EQU 0TEXT_ROWS EQU 1TEXT_CURPOS EQU 34COLS EQU 64ROWS EQU 32ACIA EQU $FFFE30100ACIA_TX EQU 0ACIA_RX EQU 0ACIA_STAT EQU 1ACIA_CMD EQU 2ACIA_CTRL EQU 3ACIA_CTRL2 EQU 11RTC EQU $FFFE30500 ; I2CRTCBuf EQU $7FC0PRNG EQU $FFFE30600KEYBD EQU $FFFE30400KEYBDCLR EQU $FFFE30402PIC EQU $FFFE3F000SPRITE_CTRL EQU $FFFE10000SPRITE_EN EQU $3C0OUTSEMA EQU $EF0000SEMAABS EQU $1000OSSEMA EQU $EF0010ScreenLocation EQU $10ColorCodeLocation EQU $14ScreenLocation2 EQU $18BlkcpySrc EQU $1CBlkcpyDst EQU $20Strptr EQU $24PICptr EQU $28; Forth Area; 0x30-0x60; Task control blocks, room for 256 tasksTCB_NxtRdy EQU $00 ; next task on ready / timeout listTCB_PrvRdy EQU $04 ; previous task on ready / timeout listTCB_NxtTCB EQU $08TCB_Timeout EQU $0CTCB_Priority EQU $10TCB_MSGPTR_D1 EQU $14TCB_MSGPTR_D2 EQU $18TCB_hJCB EQU $1CTCB_Status EQU $1ETCB_CursorRow EQU $20TCB_CursorCol EQU $21TCB_hWaitMbx EQU $22 ; handle of mailbox task is waiting atTCB_mbq_next EQU $24 ; mailbox queue nextTCB_mbq_prev EQU $28 ; mailbox queue previousTCB_iof_next EQU $2CTCB_iof_prev EQU $30TCB_SPSave EQU $34 ; TCB_SPSave areaTCB_mmu_map EQU $38KeybdHead EQU $FFFFFC800KeybdTail EQU $FFFFFC900KeybdEcho EQU $FFFFFCA00KeybdBad EQU $FFFFFCB00KeybdAck EQU $FFFFFCC00KeybdLocks EQU $FFFFFCD00KeybdBuffer EQU $FFFFFC000 ; buffer is 16 charsBIOS_SCREENS EQU $17000000 ; $17000000 to $171FFFFF; EhBASIC vars:;NmiBase EQU $FFC013IrqBase EQU $FFC014IOFocusNdx EQU $100; These variables in global OS storage areaIOFocusList EQU $FFC000 ; to $FF000FIOFocusID EQU $FFC010IrqSource EQU $FFC011IRQFlag EQU $FFC012RunningID EQU $FFC013; These variables use direct page accessCursorRow EQU $110CursorCol EQU $111CharColor EQU $112ScreenColor EQU $113CursorFlash EQU $114KeyState1 EQU $120KeyState2 EQU $121KeyLED EQU $122KeybdID EQU $124KeybdBlock EQU $126kbdHeadRcv EQU $127kbdTailRcv EQU $128kbdFifo EQU $40 ; in local RAMkbdFifoAlias EQU $C00040 ; to $C0007F ; alias for $40 to $7FSerhZero EQU $130SerHeadRcv EQU $131SertZero EQU $132SerTailRcv EQU $133SerHeadXmit EQU $136SerTailXmit EQU $138SerRcvXon EQU $139SerRcvXoff EQU $140SerRcvBuf EQU $BFF000 ; 4kB serial recieve bufferfarflag EQU $15Fasmbuf EQU $160 ; to $17FQNdx0 EQU $780QNdx1 EQU QNdx0+2QNdx2 EQU QNdx1+2QNdx3 EQU QNdx2+2QNdx4 EQU QNdx3+2FreeTCB EQU QNdx4+2TimeoutList EQU FreeTCB+2FreeMbx EQU RunningTCB + 2nMailbox EQU FreeMbx + 2FreeMsg EQU nMailbox + 2nMsgBlk EQU FreeMsg + 2CharOutVec EQU $800CharInVec EQU $804CmdPromptJI EQU $808MonErrVec EQU $80CBreakpointFlag EQU $810NumSetBreakpoints EQU $811Breakpoints EQU $820 ; to $82FBreakpointBytes EQU $830 ; to $83Fmon_vectb EQU $880; Register save area for monitormon_DSAVE EQU $900mon_XSAVE EQU $902mon_YSAVE EQU $904mon_USAVE EQU $906mon_SSAVE EQU $908mon_PCSAVE EQU $90Amon_DPRSAVE EQU $90Emon_CCRSAVE EQU $90Fmon_numwka EQU $910mon_r1 EQU $920mon_r2 EQU $924jmpvec EQU $928; The ORG directive must set an address a multiple of 4 in order for the Verilog; output to work correctly.org $FFD0AC00FFD0AC 012 nop00FFD0AD 012 nop00FFD0AE 012 nopXBLANK00FFD0AF 0C6020 ldb #' '00FFD0B1 017001C5E lbsr OUTCH00FFD0B4 039 rtsorg $FFD0D000FFD0D0 012 nop00FFD0D1 012 nopCRLFCRLF1:00FFD0D2 0C600D ldb #CR00FFD0D4 017001C3B lbsr OUTCH00FFD0D7 0C600A ldb #LF00FFD0D9 017001C36 lbsr OUTCH00FFD0DC 039 rtsorg $FFD0F000FFD0F0 012 nop00FFD0F1 020FDF bra CRLF1org $FFD1DCONEKEY00FFD1DC 06E90F000804 jmp [CharInVec]org $FFD2C000FFD2C0 012 nopLETTER00FFD2C1 017001A4E lbsr OUTCH00FFD2C4 039 rtsorg $FFD2CC00FFD2CC 012 nop00FFD2CD 012 nopHEX200FFD2CE 017001142 lbsr DispByteAsHex00FFD2D1 039 rtsHEX400FFD2D2 017001135 lbsr DispWordAsHex00FFD2D5 039 rtsorg $FFD300ClearScreenJmp00FFD300 016000F2B lbra ClearScreenorg $FFD308HomeCursorJmp00FFD308 016000F96 lbra HomeCursororg $FFD400; Local RAM test routine; Checkerboard testing.; There is 70kB of local RAM; Does not use any RAM including no stackramtest:00FFD400 18E000000 ldy #000FFD403 086001 lda #100FFD405 0150B7FFFE60001 sta LEDS00FFD40A 0CCAAA555 ldd #$AAA555ramtest1:00FFD40D 0EDA01 std ,y++00FFD40F 18C008000 cmpy #$800000FFD412 025FF9 blo ramtest1; now readback values and compare00FFD414 18E000000 ldy #0ramtest3:00FFD417 0ECA01 ldd ,y++00FFD419 183AAA555 cmpd #$AAA55500FFD41C 02600E bne ramerr00FFD41E 18C008000 cmpy #$800000FFD421 025FF4 blo ramtest300FFD423 086002 lda #200FFD425 0150B7FFFE60001 sta LEDS00FFD42A 06EC04 jmp ,uramerr:00FFD42C 086080 lda #$8000FFD42E 0150B7FFFE60001 sta LEDS00FFD433 08EE00000 ldx #TEXTSCR00FFD436 0150F6FFFFFFFE0 ldb COREID00FFD43B 03A abx00FFD43C 086046 lda #'F'00FFD43E 0A7804 sta ,x00FFD440 013 sync00FFD441 06EC04 jmp ,udramtest:00FFD443 18E010000 ldy #$10000 ; DRAM starts here00FFD446 086001 lda #100FFD448 0150B7FFFE60001 sta LEDS00FFD44D 0CEAAA555 ldu #$AAA55500FFD450 017FFFC7F lbsr CRLF*** warning 1: Long branch within short branch range could be optimizeddramtest1:00FFD453 04A deca00FFD454 02600A bne dramtest400FFD456 01F020 tfr y,d00FFD458 017000FAF lbsr DispWordAsHex00FFD45B 0C600D ldb #CR00FFD45D 0170018B2 lbsr OUTCHdramtest4:00FFD460 0EFA01 stu ,y++00FFD462 18CE00000 cmpy #$E00000 ; DRAM ends here00FFD465 025FEC blo dramtest1; now readback values and compare00FFD467 18E010000 ldy #$1000000FFD46A 086001 lda #100FFD46C 017FFFC63 lbsr CRLF*** warning 1: Long branch within short branch range could be optimizeddramtest3:00FFD46F 04A deca00FFD470 02600A bne dramtest500FFD472 01F020 tfr y,d00FFD474 017000F93 lbsr DispWordAsHex00FFD477 0C600D ldb #CR00FFD479 017001896 lbsr OUTCHdramtest5:00FFD47C 2A3A01 cmpu ,y++00FFD47E 02600F bne dramerr00FFD480 18CE00000 cmpy #$E0000000FFD483 025FEA blo dramtest300FFD485 086002 lda #200FFD487 0150B7FFFE60001 sta LEDS00FFD48C 016001A18 lbra Monitordramerr:00FFD48F 086080 lda #$8000FFD491 0150B7FFFE60001 sta LEDS00FFD496 08EE00000 ldx #TEXTSCR00FFD499 0150F6FFFFFFFE0 ldb COREID00FFD49E 03A abx00FFD49F 086046 lda #'F'00FFD4A1 0A7804 sta ,x00FFD4A3 016001A01 lbra Monitororg $FFE00000FFE000 FFEEA7 FDB Monitor00FFE002 FFE022 FDB DumRts ; NEXTCMD00FFE004 FFECDA FDB INCH00FFE006 FFECF8 FDB INCHE00FFE008 FFECFC FDB INCHEK00FFE00A FFED12 FDB OUTCH00FFE00C FFE3F7 FDB PDATA00FFE00E FFE3EA FDB PCRLF00FFE010 FFE3E6 FDB PSTRNG00FFE012 FFE022 FDB DumRts ; LRA00FFE014 FFE022 FDB DumRts00FFE016 FFE022 FDB DumRts00FFE018 FFE022 FDB DumRts00FFE01A FFE022 FDB DumRts ; VINIZ00FFE01C FFE2FE FDB DisplayChar ; VOUTCH00FFE01E FFE022 FDB DumRts ; ACINIZ00FFE020 FFE022 FDB DumRts ; AOUTCHDumRts:00FFE022 039 rts;------------------------------------------------------------------------------;------------------------------------------------------------------------------start:00FFE023 086FFF lda #$FFF ; all cores can do this00FFE025 0150B7FFFE60003 sta VIA+VIA_DDRA00FFE02A 086055 lda #$55 ; see if we can at least set LEDs00FFE02C 0150B7FFFE60001 sta LEDS00FFE031 086001 lda #1 ; prime OS semaphore00FFE033 0B7EF1010 sta OSSEMA+$100000FFE036 0B7EF1000 sta OUTSEMA+$100000FFE039 0CEFFE03F ldu #st6 ; U = return address00FFE03C 07EFFD400 jmp ramtest ; JMP dont JSRst6:00FFE03F 1CE006FFF lds #$6FFF ; boot up stack area00FFE042 0150B6FFFFFFFE0 lda COREID00FFE047 081001 cmpa #FIRST_CORE; beq st8; sync ; halt cores other than 2st8:; bne skip_init; bsr romToRam; ldd #st7 & $FFFF; tfr d,x; jmp ,x ; jump to the BIOS now in local RAMst7:00FFE049 08D15F bsr Delay3s ; give some time for devices to reset00FFE04B 07F000810 clr BreakpointFlag00FFE04E 07F000811 clr NumSetBreakpoints00FFE051 0860AA lda #$AA00FFE053 0150B7FFFE60001 sta LEDS00FFE058 086001 lda #FIRST_CORE00FFE05A 0B7FFC010 sta IOFocusID ; core #2 has focus00FFE05D 0B7FFC013 sta RunningID; Clear IO focus list00FFE060 08E000000 ldx #0st9:00FFE063 06F80A000FFC000 clr IOFocusList,x00FFE068 030001 inx00FFE06A 08C000010 cmpx #1600FFE06D 025FF4 blo st900FFE06F 086018 lda #2400FFE071 0B7FFC001 sta IOFocusList+FIRST_CORE00FFE074 0860CE lda #$0CE00FFE076 097113 sta ScreenColor00FFE078 097112 sta CharColor00FFE07A 08D1B2 bsr ClearScreen00FFE07C 0CCFFE2FE ldd #DisplayChar00FFE07F 0FD000800 std CharOutVec00FFE082 0CCFFEBE4 ldd #SerialPeekCharDirect00FFE085 0FD000804 std CharInVec; swi; fcb MF_OSCALL; fcb 24 ; request IO focus00FFE088 0150F6FFFFFFFE0 ldb COREID00FFE08D 0C1001 cmpb #FIRST_CORE00FFE08F 02700D beq init00FFE091 02004B bra skip_init00FFE093 0200B3 bra multi_sievest3:00FFE095 0860FF lda #$FF00FFE097 0150B7FFFE60001 sta LEDS00FFE09C 020FF7 bra st3; initialize interrupt controller; first, zero out all the vectorsinit:00FFE09E 01700042F lbsr rtc_read ; get clock values00FFE0A1 08E000127 ldx #kbdHeadRcv00FFE0A4 0C6020 ldb #32 ; number of bytes to zero outinit1:00FFE0A6 06F800 clr ,x+00FFE0A8 05A decb00FFE0A9 026FFB bne init100FFE0AB 017000393 lbsr TimerInit00FFE0AE 017000ABE lbsr InitSerial00FFE0B1 08E000080 ldx #12800FFE0B4 086001 lda #1 ; set irq(bit0), clear firq (bit1), disable int (bit 6), clear edge sense(bit 7)00FFE0B6 0C6001 ldb #FIRST_CORE ; serving core idst1:00FFE0B8 06F809E3F000 clr PIC,x ; cause code00FFE0BC 0A7809E3F001 sta PIC+1,x00FFE0C0 0E7809E3F002 stb PIC+2,x00FFE0C4 030004 leax 4,x00FFE0C6 08C000100 cmpx #25600FFE0C9 025FED blo st1; lda #4 ; make the timer interrupt edge sensitive; sta PIC+4 ; reg #4 is the edge sensitivity setting; sta PIC ; reg #0 is interrupt enable00FFE0CB 086081 lda #$81 ; make irq edge sensitive00FFE0CD 0150B7FFFE3F0FD sta PIC+$FD00FFE0D2 08601F lda #31 ; enable timer interrupt00FFE0D4 0150B7FFFE3F009 sta PIC+900FFE0D9 0C6001 ldb #100FFE0DB 0F7EF1000 stb OUTSEMA+SEMAABS ; set semaphore to 1 available slotskip_init:00FFE0DE 01C0EF andcc #$EF ; unmask irq00FFE0E0 086040 lda #COLS00FFE0E2 0150B7FFFE07F00 sta TEXTREG+TEXT_COLS00FFE0E7 086020 lda #ROWS00FFE0E9 0150B7FFFE07F01 sta TEXTREG+TEXT_ROWS00FFE0EE 08D13E bsr ClearScreen00FFE0F0 08D1AF bsr HomeCursor00FFE0F2 086005 lda #500FFE0F4 0150B7FFFE60001 sta LEDS00FFE0F9 0CCFFE111 ldd #msgStartup00FFE0FC 08D2C1 bsr DisplayString00FFE0FE 08E000000 ldx #000FFE101 0CC000000 ldd #000FFE104 017000C15 lbsr ShowSprites00FFE107 017000836 lbsr KeybdInit00FFE10A 0DC124 ldd KeybdID00FFE10C 08D2FC bsr DispWordAsHex00FFE10E 07EFFEE60 jmp MonitorStartmsgStartup00FFE111 072066036038030039020 fcb "rf6809 12-bit System Starting.",CR,LF,000FFE118 03103202D06206907402000FFE11F 05307907307406506D02000FFE126 05307406107207406906E00FFE12D 06702E00D00A000;------------------------------------------------------------------------------; The checkpoint register must be cleared within 1 second or a NMI interrupt; will occur. checkpoint should be called with a JSR so that the global ROM; routine is called.;; Modifies:; none;------------------------------------------------------------------------------checkpoint:00FFE132 01507FFFFFFFFE1 clr $FFFFFFFE1 ; writing any value will do00FFE137 039 rts;------------------------------------------------------------------------------; Copy the system ROM to local RAM; Running the code from local RAM is probably an order of magnitude faster; then running from the global ROM. It also reduces the network traffic to; run from local RAM.;; Modifies:; d,x,y;------------------------------------------------------------------------------romToRam:00FFE138 08EFFC000 ldx #$FFC00000FFE13B 18E00C000 ldy #$00C000romToRam1:00FFE13E 0EC801 ldd ,x++00FFE140 0EDA01 std ,y++00FFE142 08C000000 cmpx #000FFE145 026FF7 bne romToRam100FFE147 039 rts;------------------------------------------------------------------------------; Multi-core sieve program.;------------------------------------------------------------------------------; First fill screen chars with 'P' indicating prime positions; Each core is responsible for the Nth position where N is the; core number minus two.;multi_sieve:00FFE148 086050 lda #'P' ; indicate prime00FFE14A 0150F6FFFFFFFE0 ldb COREID ; find out which core we are00FFE14F 0C0001 subb #FIRST_CORE00FFE151 08E000000 ldx #0 ; start at first char of screen00FFE154 03A abxmulti_sieve3:00FFE155 0A7809E00000 sta TEXTSCR,x ; store 'P'00FFE159 030008 leax 8,x ; advance to next position00FFE15B 08C000FFF cmpx #409500FFE15E 025FF5 blo multi_sieve300FFE160 0BDFFE132 jsr checkpoint*** warning 1: Long branch within short branch range could be optimized00FFE163 0CB002 addb #2 ; start sieve at 2 (core id)00FFE165 08604E lda #'N' ; flag position value of 'N' for non-primemulti_sieve2:00FFE167 08E000000 ldx #000FFE16A 03A abx ; skip the first position - might be primemulti_sieve1:00FFE16B 03A abx ; increment00FFE16C 0A7809E00000 sta TEXTSCR,x00FFE170 08C000FFF cmpx #409500FFE173 025FF6 blo multi_sieve100FFE175 0BDFFE132 jsr checkpoint*** warning 1: Long branch within short branch range could be optimized00FFE178 0CB008 addb #8 ; number of cores working on it00FFE17A 0C1FF0 cmpb #408000FFE17C 025FE9 blo multi_sieve2multi_sieve4: ; hang machine00FFE17E 013 sync00FFE17F 016000D25 lbra Monitor;------------------------------------------------------------------------------; Single core sieve.;------------------------------------------------------------------------------sieve:00FFE182 086050 lda #'P' ; indicate prime00FFE184 08E000000 ldx #0 ; start at first char of screensieve3:00FFE187 0A7809E00000 sta TEXTSCR,x ; store 'P'00FFE18B 030001 inx ; advance to next position00FFE18D 08C000FFF cmpx #409500FFE190 025FF5 blo sieve300FFE192 0C6002 ldb #2 ; start sieve at 200FFE194 08604E lda #'N' ; flag position value of 'N' for non-primesieve2:00FFE196 08E000000 ldx #000FFE199 03A abx ; skip the first position - might be primesieve1:00FFE19A 03A abx ; increment00FFE19B 0A7809E00000 sta TEXTSCR,x00FFE19F 08C000FFF cmpx #409500FFE1A2 025FC7 blo multi_sieve100FFE1A4 05C incb ; number of cores working on it00FFE1A5 0C1FF0 cmpb #408000FFE1A7 025FED blo sieve2sieve4: ; hang machine00FFE1A9 039 rts;------------------------------------------------------------------------------; Three second delay for user convenience and to allow some devices time to; reset.;------------------------------------------------------------------------------Delay3s:00FFE1AA 0CC895440 ldd #9000000dly3s1:00FFE1AD 0C10FF cmpb #$FF00FFE1AF 026000 bne dly3s2dly3s2:00FFE1B1 0150B7FFFE60001 sta LEDS00FFE1B6 083000001 subd #100FFE1B9 026FF2 bne dly3s100FFE1BB 039 rts;------------------------------------------------------------------------------;------------------------------------------------------------------------------ShiftLeft5:00FFE1BC 058 aslb00FFE1BD 049 rola00FFE1BE 058 aslb00FFE1BF 049 rola00FFE1C0 058 aslb00FFE1C1 049 rola00FFE1C2 058 aslb00FFE1C3 049 rola00FFE1C4 058 aslb00FFE1C5 049 rola00FFE1C6 039 rts;------------------------------------------------------------------------------; Parameters:; b = core id of core to copy;------------------------------------------------------------------------------;CopyVirtualScreenToScreen:00FFE1C7 034076 pshs d,x,y,u; Compute virtual screen location for core passed in accb.00FFE1C9 01F098 tfr b,a00FFE1CB 048 asla00FFE1CC 048 asla00FFE1CD 048 asla00FFE1CE 048 asla00FFE1CF 08AC00 ora #$C0000FFE1D1 05F clrb00FFE1D2 01F001 tfr d,x00FFE1D4 034006 pshs d00FFE1D6 18EE00000 ldy #TEXTSCR00FFE1D9 0CE000400 ldu #COLS*ROWS/2cv2s1:00FFE1DC 0EC801 ldd ,x++00FFE1DE 0EDA01 std ,y++00FFE1E0 0335FF leau -1,u00FFE1E2 283000000 cmpu #000FFE1E5 026FF5 bne cv2s1; reset the cursor position in the text controller00FFE1E7 035010 puls x00FFE1E9 0E6808110 ldb CursorRow,x00FFE1EC 086040 lda #COLS00FFE1EE 03D mul00FFE1EF 01F002 tfr d,y00FFE1F1 0E6808111 ldb CursorCol,x00FFE1F4 01F021 tfr y,x00FFE1F6 03A abx00FFE1F7 0150BFFFFE07F22 stx TEXTREG+TEXT_CURPOS00FFE1FC 0350F6 puls d,x,y,u,pc;------------------------------------------------------------------------------;------------------------------------------------------------------------------;CopyScreenToVirtualScreen:00FFE1FE 034076 pshs d,x,y,u00FFE200 08D08D bsr GetScreenLocation00FFE202 01F002 tfr d,y00FFE204 08EE00000 ldx #TEXTSCR00FFE207 0CE000400 ldu #COLS*ROWS/2cs2v1:00FFE20A 0EC801 ldd ,x++00FFE20C 0EDA01 std ,y++00FFE20E 0335FF leau -1,u00FFE210 283000000 cmpu #000FFE213 026FF5 bne cs2v100FFE215 0350F6 puls d,x,y,u,pc;------------------------------------------------------------------------------;------------------------------------------------------------------------------00FFE217 054045058054053043052 fcb "TEXTSCR "00FFE21E 02000FFE21F FFE229 fcw TextOpen00FFE221 FFE22A fcw TextClose00FFE223 FFE22B fcw TextRead00FFE225 FFE22C fcw TextWrite00FFE227 FFE22D fcw TextSeekTextOpen:00FFE229 039 rtsTextClose:00FFE22A 039 rtsTextRead:00FFE22B 039 rtsTextWrite:00FFE22C 039 rtsTextSeek:00FFE22D 039 rts;------------------------------------------------------------------------------; Clear the screen and the screen color memory; We clear the screen to give a visual indication that the system; is working at all.;; Modifies:; none;------------------------------------------------------------------------------ClearScreen:00FFE22E 034076 pshs d,x,y,u00FFE230 08E000800 ldx #COLS*ROWS00FFE233 01F013 tfr x,u00FFE235 08D058 bsr GetScreenLocation00FFE237 01F002 tfr d,y00FFE239 0C6020 ldb #' ' ; space charcs1:00FFE23B 0E7A00 stb ,y+ ; set text to space00FFE23D 0301FF leax -1,x ; decrement x00FFE23F 026FFA bne cs100FFE241 0150F6FFFFFFFE0 ldb COREID ; update colors only if we have focus00FFE246 0F1FFC010 cmpb IOFocusID00FFE249 02000D bra cs300FFE24B 18EE02000 ldy #TEXTSCR+$2000; lda CharColor00FFE24E 0860CE lda #$0CE00FFE250 01F031 tfr u,x ; get back countcs2:00FFE252 0A7A00 sta ,y+00FFE254 0301FF dex ; decrement x00FFE256 026FFA bne cs2cs3:00FFE258 0350F6 puls d,x,y,u,pc;------------------------------------------------------------------------------; Scroll text on the screen upwards;; Modifies:; none;------------------------------------------------------------------------------ScrollUp:00FFE25A 034076 pshs d,x,y,u00FFE25C 18E0003FF ldy #(COLS*ROWS-1)/2 ; y = num chars/2 to move00FFE25F 08D02E bsr GetScreenLocation00FFE261 01F001 tfr d,x00FFE263 01F003 tfr d,u00FFE265 030040 leax COLS,x ; x = index to source rowscrup1:00FFE267 0EC801 ldd ,x++ ; move 2 characters00FFE269 0EDC01 std ,u++00FFE26B 0313FF dey00FFE26D 026FF8 bne scrup100FFE26F 08601F lda #ROWS-100FFE271 08D002 bsr BlankLine00FFE273 0350F6 puls d,x,y,u,pc;------------------------------------------------------------------------------; Blank out a line on the display;; Modifies:; none; Parameters:; acca = line number to blank;------------------------------------------------------------------------------BlankLine:00FFE275 034016 pshs d,x00FFE277 034002 pshs a00FFE279 08D014 bsr GetScreenLocation00FFE27B 01F001 tfr d,x00FFE27D 035002 puls a00FFE27F 0C6040 ldb #COLS ; b = # chars to blank out from video controller00FFE281 03D mul ; d = screen index (row# * #cols)00FFE282 03080B leax d,x00FFE284 086020 lda #' '00FFE286 0C6040 ldb #COLS ; b = # chars to blank out from video controllerblnkln1:00FFE288 0A7800 sta ,x+00FFE28A 05A decb00FFE28B 026FFB bne blnkln100FFE28D 035096 puls d,x,pc;------------------------------------------------------------------------------; Get the location of the screen memory. The location; depends on whether or not the task has the output focus.;; Modifies:; d; Retuns:; d = screen location;------------------------------------------------------------------------------GetScreenLocation:00FFE28F 0150B6FFFFFFFE0 lda COREID ; which core are we?00FFE294 0B1FFC010 cmpa IOFocusID ; do we have the IO focus00FFE297 026004 bne gsl1 ; no, go pick virtual screen address00FFE299 0CCE00000 ldd #TEXTSCR ; yes, we update the real screen00FFE29C 039 rtsgsl1:00FFE29D 0CC007800 ldd #$780000FFE2A0 039 rts;------------------------------------------------------------------------------; HomeCursor; Set the cursor location to the top left of the screen.;; Modifies:; none;------------------------------------------------------------------------------HomeCursor:00FFE2A1 034016 pshs d,x00FFE2A3 00F110 clr CursorRow00FFE2A5 00F111 clr CursorCol00FFE2A7 0150F6FFFFFFFE0 ldb COREID00FFE2AC 0F1FFC010 cmpb IOFocusID00FFE2AF 026006 bne hc100FFE2B1 04F clra00FFE2B2 0150B7FFFE07F22 sta TEXTREG+TEXT_CURPOShc1:00FFE2B7 035096 puls d,x,pc;------------------------------------------------------------------------------; Update the cursor position in the text controller based on the; CursorRow,CursorCol.;; Modifies:; none;------------------------------------------------------------------------------;UpdateCursorPos:00FFE2B9 034016 pshs d,x00FFE2BB 0150F6FFFFFFFE0 ldb COREID ; update cursor position in text controller00FFE2C0 0F1FFC010 cmpb IOFocusID ; only for the task with the output focus00FFE2C3 026014 bne ucp100FFE2C5 096110 lda CursorRow00FFE2C7 08403F anda #$3F ; limit of 63 rows00FFE2C9 0150F6FFFE07F00 ldb TEXTREG+TEXT_COLS00FFE2CE 03D mul00FFE2CF 01F001 tfr d,x00FFE2D1 0D6111 ldb CursorCol00FFE2D3 03A abx00FFE2D4 0150BFFFFE07F22 stx TEXTREG+TEXT_CURPOSucp1:00FFE2D9 035096 puls d,x,pc;------------------------------------------------------------------------------; Calculate screen memory location from CursorRow,CursorCol.; Also refreshes the cursor location.;; Modifies:; d; Returns:; d = screen location;------------------------------------------------------------------------------;CalcScreenLoc:00FFE2DB 034010 pshs x00FFE2DD 096110 lda CursorRow00FFE2DF 0C6040 ldb #COLS00FFE2E1 03D mul00FFE2E2 01F001 tfr d,x00FFE2E4 0D6111 ldb CursorCol00FFE2E6 03A abx00FFE2E7 0150F6FFFFFFFE0 ldb COREID ; update cursor position in text controller00FFE2EC 0F1FFC010 cmpb IOFocusID ; only for the task with the output focus00FFE2EF 026005 bne csl100FFE2F1 0150BFFFFE07F22 stx TEXTREG+TEXT_CURPOScsl1:00FFE2F6 08DF97 bsr GetScreenLocation00FFE2F8 03080B leax d,x00FFE2FA 01F010 tfr x,d00FFE2FC 035090 puls x,pc;------------------------------------------------------------------------------; Display a character on the screen.; If the task doesn't have the I/O focus then the character is written to; the virtual screen.;; Modifies:; none; Parameters:; accb = char to display;------------------------------------------------------------------------------;DisplayChar:00FFE2FE 017000907 lbsr SerialPutChar00FFE301 034016 pshs d,x00FFE303 0C100D cmpb #CR ; carriage return ?00FFE305 026007 bne dccr00FFE307 00F111 clr CursorCol ; just set cursor column to zero on a CR00FFE309 08DFAE bsr UpdateCursorPosdcx14:00FFE30B 01600008C lbra dcx4dccr:00FFE30E 0C1091 cmpb #$91 ; cursor right ?00FFE310 02600D bne dcx600FFE312 096111 lda CursorCol00FFE314 081040 cmpa #COLS00FFE316 024003 bhs dcx700FFE318 04C inca00FFE319 097111 sta CursorColdcx7:00FFE31B 08DF9C bsr UpdateCursorPos00FFE31D 035096 puls d,x,pcdcx6:00FFE31F 0C1090 cmpb #$90 ; cursor up ?00FFE321 026009 bne dcx800FFE323 096110 lda CursorRow00FFE325 027FF4 beq dcx700FFE327 04A deca00FFE328 097110 sta CursorRow00FFE32A 020FEF bra dcx7dcx8:00FFE32C 0C1093 cmpb #$93 ; cursor left ?00FFE32E 026009 bne dcx900FFE330 096111 lda CursorCol00FFE332 027FE7 beq dcx700FFE334 04A deca00FFE335 097111 sta CursorCol00FFE337 020FE2 bra dcx7dcx9:00FFE339 0C1092 cmpb #$92 ; cursor down ?00FFE33B 02600B bne dcx1000FFE33D 096110 lda CursorRow00FFE33F 081020 cmpa #ROWS00FFE341 027FD8 beq dcx700FFE343 04C inca00FFE344 097110 sta CursorRow00FFE346 020FD3 bra dcx7dcx10:00FFE348 0C1094 cmpb #$94 ; cursor home ?00FFE34A 02600C bne dcx1100FFE34C 096111 lda CursorCol00FFE34E 027004 beq dcx1200FFE350 00F111 clr CursorCol00FFE352 020FC7 bra dcx7dcx12:00FFE354 00F110 clr CursorRow00FFE356 020FC3 bra dcx7dcx11:00FFE358 0C1099 cmpb #$99 ; delete ?00FFE35A 026008 bne dcx1300FFE35C 08DF7D bsr CalcScreenLoc00FFE35E 01F001 tfr d,x00FFE360 096111 lda CursorCol ; acc = cursor column00FFE362 020011 bra dcx5dcx1300FFE364 0C1008 cmpb #CTRLH ; backspace ?00FFE366 02601E bne dcx300FFE368 096111 lda CursorCol00FFE36A 02702E beq dcx400FFE36C 04A deca00FFE36D 097111 sta CursorCol00FFE36F 08DF6A bsr CalcScreenLoc00FFE371 01F001 tfr d,x00FFE373 096111 lda CursorColdcx5:00FFE375 0E6001 ldb 1,x00FFE377 0E7801 stb ,x++00FFE379 04C inca00FFE37A 081040 cmpa #COLS00FFE37C 025FF7 blo dcx500FFE37E 0C6020 ldb #' '00FFE380 0301FF dex00FFE382 0E7804 stb ,x00FFE384 020014 bra dcx4dcx3:00FFE386 0C100A cmpb #LF ; linefeed ?00FFE388 02700E beq dclf00FFE38A 034004 pshs b00FFE38C 08DF4D bsr CalcScreenLoc00FFE38E 01F001 tfr d,x00FFE390 035004 puls b00FFE392 0E7804 stb ,x; ToDo character color; lda CharColor; sta $2000,x00FFE394 08D006 bsr IncCursorPos00FFE396 020002 bra dcx4dclf:00FFE398 08D011 bsr IncCursorRowdcx4:00FFE39A 035096 puls d,x,pc;------------------------------------------------------------------------------; Increment the cursor position, scroll the screen if needed.;; Modifies:; none;------------------------------------------------------------------------------IncCursorPos:00FFE39C 034016 pshs d,x00FFE39E 096111 lda CursorCol00FFE3A0 04C inca00FFE3A1 097111 sta CursorCol00FFE3A3 081040 cmpa #COLS00FFE3A5 025014 blo icc100FFE3A7 00F111 clr CursorCol ; column = 000FFE3A9 020002 bra icr1IncCursorRow:00FFE3AB 034016 pshs d,xicr1:00FFE3AD 096110 lda CursorRow00FFE3AF 04C inca00FFE3B0 097110 sta CursorRow00FFE3B2 081020 cmpa #ROWS00FFE3B4 025005 blo icc100FFE3B6 04A deca ; backup the cursor row, we are scrolling up00FFE3B7 097110 sta CursorRow00FFE3B9 08DE9F bsr ScrollUpicc1:00FFE3BB 08DEFC bsr UpdateCursorPosicc2:00FFE3BD 035096 puls d,x,pc;------------------------------------------------------------------------------; Display a string on the screen.;; Modifies:; none; Parameters:; d = pointer to string;------------------------------------------------------------------------------;DisplayString:00FFE3BF 034016 pshs d,x00FFE3C1 01F001 tfr d,xdspj2: ; lock semaphore for access00FFE3C3 0B6EF0001 lda OUTSEMA+100FFE3C6 027FFB beq dspj2dspj1B:00FFE3C8 0E6800 ldb ,x+ ; move string char into acc00FFE3CA 027005 beq dsretB ; is it end of string ?00FFE3CC 017000943 lbsr OUTCH ; display character00FFE3CF 020FF7 bra dspj1BdsretB:00FFE3D1 07FEF0001 clr OUTSEMA+1 ; unlock semaphore00FFE3D4 035096 puls d,x,pcDisplayStringCRLF:00FFE3D6 034006 pshs d00FFE3D8 08DFE5 bsr DisplayString00FFE3DA 0C600D ldb #CR00FFE3DC 017000933 lbsr OUTCH00FFE3DF 0C600A ldb #LF00FFE3E1 01700092E lbsr OUTCH00FFE3E4 035086 puls d,pc;; PRINT CR, LF, STRING;PSTRNG00FFE3E6 08D002 BSR PCRLF00FFE3E8 02000D BRA PDATAPCRLF00FFE3EA 034010 PSHS X00FFE3EC 08EFFE3FE LDX #CRLFST00FFE3EF 08D006 BSR PDATA00FFE3F1 035010 PULS X00FFE3F3 039 RTS00FFE3F4 0BDFFED12 JSR OUTCHPDATA00FFE3F7 0E6800 LDB ,X+00FFE3F9 0C1004 CMPB #$0400FFE3FB 026FF7 BNE PRINT00FFE3FD 039 RTSCRLFST00FFE3FE 00D00A004 fcb CR,LF,4DispDWordAsHex:00FFE401 08D007 bsr DispWordAsHex00FFE403 01E001 exg d,x00FFE405 08D003 bsr DispWordAsHex00FFE407 01E001 exg d,x00FFE409 039 rtsDispWordAsHex:00FFE40A 01E089 exg a,b00FFE40C 08D005 bsr DispByteAsHex00FFE40E 01E089 exg a,b00FFE410 08D001 bsr DispByteAsHex00FFE412 039 rtsDispByteAsHex:00FFE413 034004 pshs b00FFE415 054 lsrb00FFE416 054 lsrb00FFE417 054 lsrb00FFE418 054 lsrb00FFE419 054 lsrb00FFE41A 054 lsrb00FFE41B 054 lsrb00FFE41C 054 lsrb00FFE41D 08D00C bsr DispNyb00FFE41F 035004 puls b00FFE421 034004 pshs b00FFE423 054 lsrb00FFE424 054 lsrb00FFE425 054 lsrb00FFE426 054 lsrb00FFE427 08D002 bsr DispNyb00FFE429 035004 puls bDispNyb00FFE42B 034004 pshs b00FFE42D 0C400F andb #$0F00FFE42F 0C100A cmpb #1000FFE431 025007 blo DispNyb100FFE433 0CB037 addb #'A'-1000FFE435 0170008DA lbsr OUTCH00FFE438 035084 puls b,pcDispNyb100FFE43A 0CB030 addb #'0'00FFE43C 0170008D3 lbsr OUTCH00FFE43F 035084 puls b,pc;==============================================================================; Timer;==============================================================================; ============================================================================; __; \\__/ o\ (C) 2022 Robert Finch, Waterloo; \ __ / All rights reserved.; \/_// robfinch<remove>@opencores.org; ||;;; Timer routines for a WDC6522 compatible circuit.;; This source file is free software: you can redistribute it and/or modify; it under the terms of the GNU Lesser General Public License as published; by the Free Software Foundation, either version 3 of the License, or; (at your option) any later version.;; This source file is distributed in the hope that it will be useful,; but WITHOUT ANY WARRANTY; without even the implied warranty of; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the; GNU General Public License for more details.;; You should have received a copy of the GNU General Public License; along with this program. If not, see <http://www.gnu.org/licenses/>.;; ============================================================================;TimerInit:00FFE441 0CC061A80 ldd #$61A80 ; compare to 400000 (100 Hz assuming 40MHz clock)00FFE444 0150F7FFFE60014 stb VIA+VIA_T3CMPL00FFE449 0150B7FFFE60015 sta VIA+VIA_T3CMPH00FFE44E 01507FFFFE60012 clr VIA+VIA_T3LL00FFE453 01507FFFFE60013 clr VIA+VIA_T3LH00FFE458 0150B6FFFE6000B lda VIA+VIA_ACR ; set continuous mode for timer00FFE45D 08A100 ora #$10000FFE45F 0150B7FFFE6000B sta VIA+VIA_ACR ; enable timer #3 interrupts00FFE464 086810 lda #$81000FFE466 0150B7FFFE6000E sta VIA+VIA_IER00FFE46B 039 rtsTimerIRQ:; Reset the edge sense circuit in the PIC00FFE46C 08601F lda #31 ; Timer is IRQ #3100FFE46E 0B7FFC011 sta IrqSource ; stuff a byte indicating the IRQ source for PEEK()00FFE471 0150B7FFFE3F010 sta PIC+16 ; register 16 is edge sense reset reg00FFE476 0150B6FFFE6000D lda VIA+VIA_IFR00FFE47B 02A011 bpl notTimerIRQ00FFE47D 085080 bita #$80 ; timer3 irq is bit 700FFE47F 02700D beq notTimerIRQ00FFE481 01507FFFFE60012 clr VIA+VIA_T3LL00FFE486 01507FFFFE60013 clr VIA+VIA_T3LH00FFE48B 07CE00037 inc $E00037 ; update timer IRQ screen flagnotTimerIRQ:00FFE48E 039 rts; ============================================================================; __; \\__/ o\ (C) 2013-2022 Robert Finch, Waterloo; \ __ / All rights reserved.; \/_// robfinch<remove>@opencores.org; ||;;; BSD 3-Clause License; Redistribution and use in source and binary forms, with or without; modification, are permitted provided that the following conditions are met:;; 1. Redistributions of source code must retain the above copyright notice, this; list of conditions and the following disclaimer.;; 2. Redistributions in binary form must reproduce the above copyright notice,; this list of conditions and the following disclaimer in the documentation; and/or other materials provided with the distribution.;; 3. Neither the name of the copyright holder nor the names of its; contributors may be used to endorse or promote products derived from; this software without specific prior written permission.;; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.;; ============================================================================;;===============================================================================; Generic I2C routines;; It is assumed there may be more than one I2C controller in the system, so; the address of the controller is passed in the X register.;===============================================================================I2C_PREL EQU $0I2C_PREH EQU $1I2C_CTRL EQU $2I2C_RXR EQU $3I2C_TXR EQU $3I2C_CMD EQU $4I2C_STAT EQU $4; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -; i2c initialization, sets the clock prescaler;; Parameters:; x = I2C controller address; Returns: none; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -i2c_init:00FFE48F 034004 pshs b00FFE491 0C6004 ldb #4 ; setup prescale for 400kHz clock00FFE493 0E7804 stb I2C_PREL,x00FFE495 06F001 clr I2C_PREH,x00FFE497 035084 puls b,pc; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -; Wait for I2C transfer to complete;; Parameters; x - I2C controller base address; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -i2c_wait_tip:00FFE499 034004 pshs bi2cw1:00FFE49B 0E6004 ldb I2C_STAT,x ; would use lvb, but lb is okay since its the I/O area00FFE49D 0C5001 bitb #1 ; wait for tip to clear00FFE49F 026FFA bne i2cw100FFE4A1 035084 puls b,p