

**High Performance**

**IPCore**

**RSA 512 bit**

**Data-sheet v.1.1**

**Emilio Castillo Villar  
Javier Castillo Villar**

## Content Index

1. Introduction:	3
2. Core Interface:	3
3. On constants and input format:	5
3.1 Data format:	5
3.2 Calculating constants:	5
4. Required Memory Cores:	6
4.1 Mem_b:	6
4.2 res_out_fifo:	7
4.3 Fifo_512_bram:	8
4.4 Fifo_256_feedback:	9

## 1. Introduction:

Here, we present the first available open-source 512 bit RSA core. This is an early prototype version of a full FIPS Certified 512-4096 capable RSA Crypto-core which will be on sale soon. The version provided, has not the same performance than the final product since it was a proof of concept that we decided to release to the community in order to help small projects which need RSA ciphering.

## 2. Core Interface:

The core performs a classical modular exponentiation  $x^y \bmod m$  the data needed is the following:

1. **bit\_size** : this is a constant value which specifies the bit length of value y, it is necessary in order to perform private-key exponentiation (The usual value of this field will be "512") or public-key exponentiation (It can vary between a few bits). It can be calculated as  $\log_2(y)$  being y the key used to cipher.
2. **X**: This is the plain text input which will be ciphered, in section 3 we will detail the data format.
3. **Y**: This is the key input, which will be used to cipher X, in section 3 we will detail the data format.
4. **m**: This is the module m input , in section 3 we will detail the data format.
5. **r\_c**: this is a 512 bit length constant needed by the ciphering algorithm in order to achieve a high performance, it can be obtained as we detail in section 3.
6. **start\_in**: active it when load the first 16 bits of m. After 6 cycles you can activate valid\_in to insert the rest of the data. See testbench.
7. **valid\_in**: should be active high (logical value of 1 as long as the data is being introduced).
8. **S**: This port is the data output of the exponentiation.
9. **valid\_out**: as it's name says, it indicates when the values on S are valid.

Also don't forget to read section 4 where we explain how to generate the needed memory cores.

## 3. On constants and input format:

### 3.1 Data format:

The values X, Y, M and r\_c needed to be coded as it follows.

## High Performance RSA 512 bit IPCore

Given a 512 bit number  $X = a_{31}a_{30}a_{29}\dots a_2a_1a_0$  with  $a_i$  being a 16 bit length word

It shall be introduced in the core starting by the least significant 16 bit word.

This means, in the first clock cycle we will input  $a_0$  in the second  $a_1$  and continue until  $a_{31}$  is reached

This example:

```
8393638f8410333522e0a9d9ff0746878c3b209d55274c7c97d11b815e4ed8305363b4c27
f20525c99fe3605485cc4c595ab0f3dc416f16b94cce4662025490
```

Will follow as, 5490 6202 ce46 ....

**The output S will follow the same format**

### 3.2 Calculating constants:

The constant  $r\_c$  is used to accelerate the exponentiation and depends only of the module  $m$ , this mean that if you intend to use the core with a few already known set of keys you can pre-calculate this constants with the "constant\_gen.c" code included in the project.

Given a modulus  $m$  with 32 16-bit length words (this is 512 bit). We can calculate the Montgomery constant  $r$  as  $2^{(16*(32+1))}$

$-r\_c$  is  $r^2 \bmod m$  which will result in a maximum of 512 bit number.

Should you want to use our code to generate this constants, you have to edit the .c file and replace the

```
mpz_init_set_str(m, "8de7066f67be16fcacd05d319b6729cd85fe698c07cec50477614
6eb7a041d9e3cacbf0fcd86441981c0083eed1f8f1b18393f0b186e47ce1b7b4981417b49
1", 16);
```

With your own  $m$  value and compile it with "gcc constant\_gen.c -lgmp" maybe you will have to install the gnu multiprecision library available at <http://gmplib.org/>

## 4. Required Memory Cores:

### 4.1 Mem\_b:

A Single port Ram Core must be generated with name Mem\_b

```
component Mem_b
  port (
    clka: IN std_logic;
    wea: IN std_logic_VECTOR(0 downto 0);
    addra: IN std_logic_VECTOR(5 downto 0);
    dina: IN std_logic_VECTOR(15 downto 0);
    douta: OUT std_logic_VECTOR(15 downto 0));
end component;
```

With length parameters as follows:

The screenshot shows the 'Port A Options' configuration window for a memory core. It is divided into three main sections:

- Memory Size:** Contains four input fields: 'Write Width' (16), 'Read Width' (16), 'Write Depth' (40), and 'Read Depth' (40). Each field has a range indicator: 'Range: 1..1152' for Write Width, 'Range: 2..9011200' for Write Depth, and 'Range: 1..1152' for Read Width.
- Operating Mode:** Contains three radio button options: 'Write First' (selected), 'Read First', and 'No Change'.
- Enable:** Contains two radio button options: 'Always Enabled' (selected) and 'Use ENA Pin'.

### 4.2 res\_out\_fifo:

## High Performance RSA 512 bit IPCore

component res\_out\_fifo

```
port (  
  clk: IN std_logic;  
  rst: IN std_logic;  
  din: IN std_logic_VECTOR(31 downto 0);  
  wr_en: IN std_logic;  
  rd_en: IN std_logic;  
  dout: OUT std_logic_VECTOR(31 downto 0);  
  full: OUT std_logic;  
  empty: OUT std_logic);
```

end component;

Standard FIFO  
 First-Word Fall-Through

**Built-in FIFO Options**

The frequency relationship of WR\_CLK and RD\_CLK MUST be specified to generate the correct implementation.

Read Clock Frequency (MHz)  Range: 1..1000  
Write Clock Frequency (MHz)  Range: 1..1000

**Data Port Parameters**

Write Width  Range: 1,2,3..1024  
Write Depth  Actual Write Depth: 64  
Read Width   
Read Depth  Actual Read Depth: 64

**Implementation Options**

Enable ECC  
 Use Embedded Registers in BRAM or FIFO (when possible)

Read Latency (From Rising Edge of Read Clock): 1

### 4.3 Fifo\_512\_bram:

component fifo\_512\_bram

```
port (  
  clk: IN std_logic;  
  rst: IN std_logic;  
  din: IN std_logic_VECTOR(15 downto 0);  
  wr_en: IN std_logic;  
  rd_en: IN std_logic;  
  dout: OUT std_logic_VECTOR(15 downto 0);  
  full: OUT std_logic;  
  empty: OUT std_logic);
```

END component;

The screenshot shows a configuration window for a FIFO component. It is divided into three sections:

- Read Mode:** Two radio buttons are present. "Standard FIFO" is selected, and "First-Word Fall-Through" is unselected.
- Built-in FIFO Options:** A warning message states: "The frequency relationship of WR\_CLK and RD\_CLK MUST be specified to generate the correct implementation." Below this, there are two input fields for clock frequencies, both set to "1" MHz. The "Read Clock Frequency (MHz)" field has a range of "1..1000", and the "Write Clock Frequency (MHz)" field also has a range of "1..1000".
- Data Port Parameters:** Four parameters are listed:
  - Write Width:** Set to "16" with a range of "1,2,3..1024".
  - Write Depth:** Set to "64" with a dropdown arrow. The "Actual Write Depth" is also "64".
  - Read Width:** Set to "16" with a dropdown arrow.
  - Read Depth:** Set to "64" with a dropdown arrow. The "Actual Read Depth" is also "64".

#### 4.4 Fifo\_256\_feedback:

component fifo\_256\_feedback

```
port (  
  clk: IN std_logic;  
  rst: IN std_logic;  
  din: IN std_logic_VECTOR(48 downto 0);  
  wr_en: IN std_logic;  
  rd_en: IN std_logic;  
  dout: OUT std_logic_VECTOR(48 downto 0);  
  full: OUT std_logic;  
  empty: OUT std_logic);
```

END component;

Standard FIFO  
 First-Word Fall-Through

**Built-in FIFO Options**

The frequency relationship of WR\_CLK and RD\_CLK MUST be specified to generate the correct implementation.

Read Clock Frequency (MHz)  Range: 1..1000  
Write Clock Frequency (MHz)  Range: 1..1000

**Data Port Parameters**

Write Width  Range: 1,2,3..1024  
Write Depth  Actual Write Depth: 32  
Read Width   
Read Depth  Actual Read Depth: 32