OpenCores
URL https://opencores.org/ocsvn/sdram_16bit/sdram_16bit/trunk

Subversion Repositories sdram_16bit

[/] [sdram_16bit/] [trunk/] [testbench/] [makefile] - Rev 2

Compare with Previous | Blame | View Log

TRACE                   ?= 1
MAX_ADDRESS     ?= 8192
PART                    ?= IS42VM16400K

all: compile run view
 
# Testbench
SRC+= ./top_tb.sv wb_master.sv IS42VM16400K.v MT48LC8M16A2.v

# DUT
SRC+= ../rtl/sdram.v

SRC_FLAGS = +define+MAX_ADDRESS=$(MAX_ADDRESS)

ifeq ($(TRACE),1)
    SRC_FLAGS += +define+TRACE=$(TRACE)
endif

SRC_FLAGS += +define+PART=$(PART)

INC_DIRS = -I.

compile : 
        vlib work
        vlog $(SRC) $(SRC_FLAGS)
 
run : compile
        vsim -c -do "run -all" top_tb
 
view : compile
ifeq ($(TRACE),1)
        gtkwave waveform.vcd gtksettings.sav  
endif
 
clean :
        -rm -rf work waveform.vcd transcript

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.