



	est folder	opencore name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flt pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments						
A	1	ARM_Cortex_A9	ASIC	ARM	ARM a9	32	16	arria V	altera		4500	A			1050			2.50	1.0	583.3	asic			yes	yes	Y		4G	4G	Y	80	16	10		2012	altera data sheets	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches						
A		ARM_Cortex_A9	ASIC	ARM	ARM a9	32	16	cyclone V	altera		4500	A			925			2.50	1.0	513.9	asic			yes	yes	Y		4G	4G	Y	80	16	10		2012	altera data sheets	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches						
A		ARM_Cortex_A9	ASIC	ARM	ARM a9	32	16	zynq	xilinx		4500	A			1000			2.50	1.0	555.6	asic			yes	yes	Y		4G	4G	Y	80	16	10		2012	xilinx plan ahead: an	uses pro-rated LC area	dual issue, includes fltg-pt & MMU & caches						
A		arm4u	ARM4U	stable	Joanathan Masur, Xavi	ARM7	32	32	cyclone-2	James Brakef	2084	A	4	3	12	43	##	q11.1s	0.75	1.0	15.4	vhdl	12	cpu	yes	ues	N		4G	4G	Y	80	16	5	2013	2014	ARM7 data sheets	university project	altera memory					
A		arm4u	ARM4U	stable	Joanathan Masur, Xavi	ARM7	32	32	cyclone-4-6	James Brakef	2809	A	4	8	43	##	q13.1	0.75	1.0	11.5	vhdl	12	cpu	yes	ues	N		4G	4G	Y	80	16	5	2013	2014	ARM7 data sheets	university project	altera memory						
A	1	arm4u	ARM4U	stable	Joanathan Masur, Xavi	ARM7	32	32	aria-2	James Brakef	1668	A	4	8	66	##	q13.1	0.75	1.0	29.5	vhdl	12	cpu	yes	ues	N		4G	4G	Y	80	16	5	2013	2014	ARM7 data sheets	university project	altera memory						
A		aspida	ASPIDA DLX core	stable	Sotiriou	DLX	32	32	arria-2	James xilinx primitiv							##	q13.1	1.00	1.0		verilog	10	DLX_top	yes	yes			4G	4G				2002	2009		Knuth DLX	compiled sync version						
A	1	aspida	ASPIDA DLX core	stable	Sotiriou	DLX	32	32	kintex-7-3	James Brakef	3586	A			257	##	q13.1	1.00	1.0	71.7	verilog	10	DLX_top	yes	yes			4G	4G				2002	2009		Knuth DLX	compiled sync version							
W		atlas_core	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	arria-2	James Brakef	810	A	2	0	123	##	q13.1	0.80	1.0	121.2	vhdl	8	ATLAS_Cf	yes	asm	N	Y	64K	64K	Y	80	8		2013	2014	opencore page	ARM thumb like inst set	non-MMU version						
W		atlas_core	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	spartan-6	James Brakef	643	A	6	1	0	103	##	q13.1	0.80	1.0	127.9	vhdl	8	ATLAS_Cf	yes	asm	N	Y	64K	64K	Y	80	8		2013	2014	opencore page	ARM thumb like inst set	non-MMU version					
W		atlas_core	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James Brakef	648	A	6	1	0	168	##	q13.1	0.80	1.0	207.6	vhdl	8	ATLAS_Cf	yes	asm	N	Y	64K	64K	Y	80	8		2013	2014	opencore page	ARM thumb like inst set	non-MMU version					
W	1	atlas_core	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James Brakef	559	A	6	1	0	200	##	v14.1	0.80	1.0	286.2	vhdl	8	ATLAS_Cf	yes	asm	N	Y	64K	64K	Y	80	8		2013	2014	opencore page	ARM thumb like inst set	non-MMU version					
W		atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	spartan-3a	Stephan Nolt	2406	A	4	1	11	81	##	q13.1	0.80	1.0	27.0	vhdl	19	ATLAS_2K	yes	asm	N	Y	64K	64K	M	80	8		2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features					
W		atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	cyclone-4-6	Stephan Nolt	2967	A	4	1	32	99	##	q13.1	0.80	1.0	26.7	vhdl	19	ATLAS_2K	yes	asm	N	Y	64K	64K	M	80	8		2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features					
W		atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	cyclone-2	James Brakef	2711	A	4	1	74	71	##	q11.1s	0.80	1.0	21.0	vhdl	19	ATLAS_2K	yes	asm	N	Y	64K	64K	M	80	8		2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features					
W		atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	arria-2	James Brakef	1624	A	2	32	118	##	q13.1	0.80	1.0	58.3	vhdl	19	ATLAS_2K	yes	asm	N	Y	64K	64K	M	80	8		2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features						
W		atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	spartan-3a	James Brakef	2450	A	4	1	9	76	##	q13.1	0.80	1.0	24.9	vhdl	19	ATLAS_2K	yes	asm	N	Y	64K	64K	M	80	8		2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features					
W		atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	spartan-6-3	James Brakef	1545	A	6	1	10	100	##	q13.1	0.80	1.0	51.5	vhdl	19	ATLAS_2K	yes	asm	N	Y	64K	64K	M	80	8		2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features					
W	1	atlas_2K	Atlas Processor C	beta	Stephan Nolting	RISC	16	16	kintex-7-3	James Brakef	1512	A	6	1	5	149	##	q13.1	0.80	1.0	79.1	vhdl	19	ATLAS_2K	yes	asm	N	Y	64K	64K	M	80	8		2013	2014	opencore page	ARM thumb like inst set	has MMU & full SOC features					
A	1	avr_core	avr_core	stable	Rusian Lepetenok	AVR	8	16	kintex-7-3	James Brakef	2135	A	6			127	##	q13.1	0.33	1.0	19.7	verilog	15	avr_core	yes	yes	N		64K	128K	Y	32		2002	2012	AVR data sheets	VHDL core included							
A		avr_hp	avr_hp	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James 1 slot	1199	A	6			127	##	q13.1	0.33	1.0	35.0	vhdl	9	avr_core	some	yes	N		64K	128K	Y	32		2010	2010	AVR data sheets	hyper pipelined (eg barrel) AVR							
A	1	avr_hp	avr_hp	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James 2 slot	1554	A	6			223	##	q13.1	0.33	1.0	47.4	vhdl	10	avr_core	some	yes	N		64K	128K	Y	32		2010	2010	AVR data sheets	hyper pipelined (eg barrel) AVR							
A		avr_hp	avr_hp	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James 3 slot	1812	A	6			243	##	q13.1	0.33	1.0	44.2	vhdl	10	avr_core	some	yes	N		64K	128K	Y	32		2010	2010	AVR data sheets	hyper pipelined (eg barrel) AVR							
A		avr_hp	avr_hp	stable	Strauch Tobias	AVR	8	16	kintex-7-3	James 4 slot	2054	A	6			278	##	q13.1	0.33	1.0	44.7	vhdl	10	avr_core	some	yes	N		64K	128K	Y	32		2010	2010	AVR data sheets	hyper pipelined (eg barrel) AVR							
A	1	avr8	Reduced AVR Co	beta	Nick Kovach	AVR	8	16	kintex-7-3	James Brakef	174	A	6			418	##	q13.1	0.33	1.0	79.2	verilog	1	rAVR	yes	yes	N		64K	64K	Y	17	4	2010	2010	AVR data sheets	not a full clone, doc is opencores page							
A	1	avrtinyx61cor	avrtinyx61core	beta	Andreas Hilvarsson	AVR	8	16	kintex-7-3	James Brakef	1243	A	6			194	##	q13.1	0.33	1.0	51.5	vhdl	1	mcu_core	yes	N		64K	128K	Y	32		2008	2009	AVR data sheets									
A		ax8	AX8 MCU	stable	Daniel Wallner	AVR	8	16	spartan-6-3	James missing ROM	6	A						14.7	0.33	1.0		vhdl	14	A90S1200										2002	2009	AVR data sheets	both A90S1200 & A90S2313	80K LUTs as ROM						
W		b16		stable	Bernd Paysan	forth	16	5	arria-2	James Brakefield	A	A					q13.1	0.67	1.0		verilog	1	b16	yes	yes	N										2002	2011	bernd-paysan.de/b16	two versions: one/15 source files, derived from c18					
W		b16		stable	Bernd Paysan	forth	16	5	spartan-3-5	James Brakefield	4	A						14.7	0.67	1.0		verilog	1	b16	yes	yes	N											2002	2011	bernd-paysan.de/b16	two versions: one/15 source files, derived from c18			
W	1	b16		stable	Bernd Paysan	forth	16	5	spartan-6-3	James Brakef	554	A	6			134	##	q13.1	0.67	1.0	161.7	verilog	1	b16	yes	yes	N												2002	2011	bernd-paysan.de/b16	two versions: one/15 source files, derived from c18		
W		b16		stable	Bernd Paysan	forth	16	5	kintex-7-3	James Brakef	source	A	6					##	q13.1	0.67	1.0		verilog	1	b16	yes	yes	N											2002	2011	bernd-paysan.de/b16	two versions: one/15 source files, derived from c18		
W	1	ba22		proprietary	CAST Inc	RISC	32	16x	spartan-6	CAST Inc	1800	A	6			32	72		1.00	1.0	40.0	not avail																	www.cast-inc.com					
W	1	blue	16-bit CPU Blue	stable	Al Williams	accum	16	16	spartan-3-5	James remov	1025	A	4			63	##	q13.1	0.67	1.0	41.1	verilog	16	topbox	web				4K	4K	N	16	2		2009	2010		Caxton Foster's Blue derivative	<a href="http://www.youtube.com/watch?v=d4zeZ2P8u">http://www.youtube.com/watch?v=d4zeZ2P8u</a>					
X	1	bobcat		beta	Stan Drey		16	24	kintex-7-3	James Brakef	1622	A	6	1		107	##	q13.1	0.67	1.0	44.0	vhdl							64K	64K										1998			appears to be a DSP	
W	1	c0or1k	Codezero OpenR	planning	Drasko Draskovic	RISC															no code																		2010			C code for simulation		
W	1	c16	16 Bit Microcont	stable	Jsaermann	C	16	8x	spartan-3-5	James Brakef	1751	A	4			16	57	##	q13.1	0.33	1.0	10.7	vhdl	22	Board_cp	min	C,asm	N		64K	64K	Y	5		2003	2012		8080 derivative, optional UART, 8-bit r	xilinx 4K RAM primitives					
A		cf_ssp	CF State Space P	stable	Tom Hawkins	?															confluence																			2003	2009		confluence to VHDL	
X	1	cole_c16		beta	Cole Design & Develop																																							

	est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flt pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments					
X	eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	arria-2	James Brakef	2711	A				116	##	q13.1	1.00	1.5	28.6	verilog	23	cpu	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div						
X	eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	spartan-3-5	James Brakef	3034	A			2	55	##	14.7	1.00	1.5	12.0	verilog	23	cpu	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div						
X	eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	spartan-6-3	James Brakef	2271	6				92	##	14.7	1.00	1.5	27.0	verilog	23	cpu	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div						
X	eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	atrx-7-3	James Brakef	2107	6			1	121	##	14.7	1.00	1.5	38.4	verilog	23	cpu	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div						
X	1	eco32	SOC:ECO32	stable	Hellwing Geisse	RISC	32	32	kintex-7-3	James Brakef	2210	6		1	160	##	14.7	1.00	1.5	48.1	verilog	23	cpu	yes	yes	N		512M	256M	Y	61	32		2003	2014		MIPS like, slow mul & div						
		ecpu	planning	Sahrfil Matturi																	verilog											2009	2009										
X	edge	Edge Processor (	alpha	Hesham ALMatary	MIPS	32	32	spartan-6-3	Hesha	unkown modu	6	7			50		14.7	1.00	1.0		verilog	30	edge_atly	yes	yes	N	N	4G	4G	Y		32	5	2014		MIPS data sheets	MIPS1 clone, on Atlys Spartan-6 LX45						
X	1	edge	Edge Processor (	alpha	Hesham ALMatary	MIPS	32	32	spartan-6-3	James Brakef	5345	6	7	1	8	##	14.7	1.00	1.0	1.5	verilog	30	edge_cor	yes	yes	N	N	4G	4G	Y		32	5	2014		MIPS data sheets	MIPS1 clone						
X		edu_3bus_ar	spec	Ayman Mohamed	RISC	32	32														no files											33	32		2012	2013							
X		eight_bit_uc	stable	Synplicity	RISC	8	12	kintex-7-3	James	signal/variabl	6						14.7	0.67	1.0		vhdl	10	eight_bit_uc						2K	Y									part of Amplify documentation				
		elm	ELM Embedded	alpha	David Sheffield, Curt Harting																no files																						
		encore	Encore	planning	Aloy Ambergen																no files																						
W		ensilica	proprietary	ensilica.com	eSi-1600	16		virtex-5	ensilica	1100	6				160			0.67	1.0	97.5	not avail																						
W	1	ensilica	proprietary	ensilica.com	eSi-3200	32		stratix-4	ensilica	1800	A				200			1.00	1.0	111.1	not avail																						
		eric5	proprietary	enter-electronics.com	forth	9	9	cyclone-4-6	enter-electronics.com	110	4	opt			60			0.67	1.0		not avail																						
W	1	eric5	proprietary	enter-electronics.com	forth	9	8	cyclone-4-6	enter-electro	110	4	opt			60			0.42	1.0	229.1	not avail																						
X	1	erp	Educational RISC	stable	Shahzadjik	RISC	8	16	spartan-3-5	James Brakef	366	4	1	1	70	##	14.7	0.33	1.0	63.5	verilog	1	ERPverilo	yes									15	6	2004	2009		two report PDFs & one Verilog file					
X		erp	Educational RISC	stable	Shahzadjik	RISC	8	16	kintex-7-3	James	4K primitives	6					##	14.7	0.33	1.0		verilog	1	ERPverilo	yes								15	6	2004	2009		two report PDFs & one Verilog file					
A	1	fpgammix	stable	Tommy Thorn	MMIX	64	32	arria-2	James Brakef	11605	A	8	10	94	##	q13.1	1.50	4.0	3.0	system v	2	core	yes	yes	Y	Y	4G	4G	Y	256	288									clone of Knuth's MMIX	micro-coded		
A	1	fpgammix	stable	Tommy Thorn	MMIX	64	32	kintex-7-3	James	unacceptable	6						##	14.7	1.50	4.0		system v	2	core	yes	yes	Y	Y	4G	4G	Y	256	288								clone of Knuth's MMIX	micro-coded	
A	1	free_risc8	stable	Thomas Coonan	PIC16	8	14	kintex-7-3	James Brakef	355	6				142	##	14.7	0.33	1.0	132.2	verilog	8	cpu	yes	yes	N		256	4K	Y											PIC16 data sheets		
A	1	free6502	stable	David Kessner	6502	8	8x	spartan-6-3	James Brakef	663	6				89	##	14.7	0.33	4.0	11.1	vhdl	5	free6502	yes	yes	N	N	64K	64K	Y												6502 data sheets	microcoded
A	1	free6502	stable	David Kessner	6502	8	8x	kintex-7-3	James Brakef	646	6				193	##	14.7	0.33	4.0	24.6	vhdl	5	free6502	yes	yes	N	N	64K	64K	Y												6502 data sheets	microcoded
A		gl85	stable	Alex Miczo	8085	8	8x	kintex-7-3	James	gate level des	6							14.7	0.33	4.0		vhdl	1	i8085	yes	yes	N	N	64K	64K	Y											8085 data sheets	also a TTL implementation in VHDL
		gullwing	simulation	Charles LaForest	forth	32	5														no code																						
W		gumnut	stable	Peter Ashenden	RISC	8	18	cyclone-2	James Brakef	3110	A	4		18	53	##	q11.1	0.33	1.0	5.7	verilog	6	gumnut_	yes	asm	N	Y	256	4K	Y													
W		gumnut	stable	Peter Ashenden	RISC	8	18	cyclone-4-6	James Brakef	3102	4			9	68	##	q13.1	0.33	1.0	7.2	verilog	6	gumnut_	yes	asm	N	Y	256	4K	Y													
W		gumnut	stable	Peter Ashenden	RISC	8	18	arria-2	James Brakef	1264	A			9	120	##	q13.1	0.33	1.0	31.2	verilog	6	gumnut_	yes	asm	N	Y	256	4K	Y													
W		gumnut	stable	Peter Ashenden	RISC	8	18	spartan-3-5	James Brakef	415	4			6	74	##	14.7	0.33	1.0	59.1	verilog	6	gumnut_	yes	asm	N	Y	256	4K	Y													
W		gumnut	stable	Peter Ashenden	RISC	8	18	spartan-6-3	James Brakef	306	6			5	118	##	14.7	0.33	1.0	126.9	verilog	6	gumnut_	yes	asm	N	Y	256	4K	Y													
W		gumnut	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	305	6			3	185	##	14.7	0.33	1.0	200.4	verilog	6	gumnut_	yes	asm	N	Y	256	4K	Y													
W		gumnut	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	335	6			3	178	##	14.7	0.33	1.0	175.8	vhdl	20	gumnut_	yes	asm	N	Y	256	4K	Y													
W	1	gumnut	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	388	6				259	##	14.7	0.33	1.0	220.7	verilog	6	gumnut-r	yes	asm	N	Y	256	4K	Y													
W		gumnut	stable	Peter Ashenden	RISC	8	18	kintex-7-3	James Brakef	420	6				275	##	14.7	0.33	1.0	216.2	vhdl	9	gumnut-r	yes	asm	N	Y	256	4K	Y													
A		gup	HC11 Compatibl	stable	Kevin Phillipson	68HC11	8	8x	arria-2	James Brakef	925	A	1	1	127	##	q13.1	0.33	4.0	11.3	vhdl	25	gator_upi	yes	yes	N	N	64K	64K	Y													
A		hc11core	stable	Green Mountain Comp	68HC11	8	8x	arria-2	James Brakef	1962	A				116	##	q13.1	0.33	4.0	4.9	vhdl	1	hc11rtl	yes	yes	?	N	64K	64K	N	53	8	2	2000	2008								
A	1	hc11core	stable	Green Mountain Comp	68HC11	8	8x	kintex-7-3	James Brakef	2190	6				127	##	14.7	0.33	4.0	4.8	vhdl	1	hc11rtl	yes	yes	?	N	64K	64K	N	53	8	2	2000	2008								
A		hd63701	HD63701 compa	planning	Tsuyoshi Hasegawa	6801	8	8x	spartan-3-5	James Brakef	1937	4	1	3	20	##	14.7	0.33	4.0	0.9	verilog	6	HD63701	CORE	N	N	64K	64K	Y														
A	1	hd63701	HD63701 compa	planning	Tsuyoshi Hasegawa	6801	8	8x	spartan-6-3	James Brakef	1412	6	1	3	31	##	14.7	0.33	4.0	1.8	verilog	6	HD63701	CORE	N	N	64K	64K	Y														
X		hicovec	HiCoVec a config	beta	Harald Manske, Gundo	RISC	32	32	kintex-7-3	James	compiler erro	6					14.7	1.00	1.0		vhdl	28	cpu	yes	asm	N																	

	est folder	opencore name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flt pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments	
	jmr16f84	JMP16F84 PIC M	stable	Julio Rodriguez	PIC16	8	14														no files					Y							2013		PIC16 data sheets				
W	1	jop	JOP a Java Optim	stable	Martin Schoeberl etal	forth	16	16	cyclone-1	Martin Schoe	2000	4			100		q10.0	0.67	1.0	33.5	vhdl	11	core	yes	yes	N	256K	256K						2004	2014	<a href="https://github.com/jop">https://github.com/jop</a>	leros is his later effort	java app builds some source code files	
X		ipu16		stable	Joksan Alvarado	RISC	16	26	kintex-7-3	James missing RAM	6						14.7	0.67	1.0		vhdl	9	JPU16	yes	asm	N	64K	64K				16		2012		<a href="https://github.com/ipu16">https://github.com/ipu16</a>	32 deep call stack, 8 addressing modes		
A	1	k68	K68	alpha	Shawn Tan	68000	8	16x	kintex-7-3	James Brakef	2392	6			24	##	14.7	0.67	4.0	1.7	verilog	15	k68_cpu	yes	yes	N	4K	4G	Y			16	2003	2009	68000 data sheets	68K binary compatible			
		kic32	KLC32	planning	Robert Finch	RISC	32	32													verilog	25	KLC32	yes	yes	N	4G	4G	Y			32	2011	2012					
A	1	lattice6502	Lattice 6502	beta	Ian Chapman	6502	8	8x	kintex-7-3	James Brakef	4942	6			214	##	14.7	0.33	4.0	3.6	vhdl	3	ghdl_pro	yes	yes	N	64K	64K	Y					2010	2010	6502 data sheets	targeted to LCMXO2280	huge LUT count	
W	1	laticemicro32		stable	Yann Siommeau, Micha	RISC	32	32	arria_2	James Brakef	2166	A	4	30	149	##	q13.1	0.80	1.0	55.0	verilog	24	lm32_cpu	yes	yes	N	4G	4G	Y			32	2006	2012	en.wikipedia.org/wiki	optional data & inst caches			
W		laticemicro32		stable	Yann Siommeau, Micha	RISC	32	32	spartan-6	James Brakef	2093	6	3	15	85	##	14.7	0.80	1.0	32.4	verilog	24	lm32_cpu	yes	yes	N	4G	4G	Y			32	2006	2012	en.wikipedia.org/wiki	optional data & inst caches			
W		laticemicro32		stable	Yann Siommeau, Micha	RISC	32	32	kintex-7-3	James Brakef	2292	6	3	8	155	##	14.7	0.80	1.0	54.2	verilog	24	lm32_cpu	yes	yes	N	4G	4G	Y			32	2006	2012	en.wikipedia.org/wiki	optional data & inst caches			
W	1	laticemicro8		stable	Lattice Semiconductor	RISC	8	18	LF2	Lattice Semic	265	4			104			0.33	2.0	64.4	vhdl	10	isp8_core	yes	yes	N	256	4K	Y			32	2005	2010	en.wikipedia.org/wiki	16 deep call stack, four configurations			
W		lem1_9	lem1_9	stable	James Brakefield	accum	1	9	cyclone-2	James 2 stag	237	4			138	##	q11.1	0.04	1.0	23.3	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe version	
W		lem1_9	lem1_9	stable	James Brakefield	accum	1	9	cyclone-4	James 2 stag	238	4			138	##	q13.1	0.04	1.0	23.1	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe version	
W		lem1_9	lem1_9	stable	James Brakefield	accum	1	9	arria-2	James 2 stag	167	A			299	##	q13.1	0.04	1.0	71.7	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine	Block ROM inferred in 2 stage pipe version	
W		lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-3-5	James 1 stag	85	4			157	##	14.5	0.04	1.0	73.7	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
W		lem1_9	lem1_9	stable	James Brakefield	accum	1	9	spartan-6-3	James 1 stag	65	6			223	##	14.5	0.04	1.0	137.3	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
W	1	lem1_9	lem1_9	stable	James Brakefield	accum	1	9	kintex-7	James 1 stag	63	6			358	##	14.5	0.04	1.0	227.2	vhdl	3	lem1_9m	yes	asm	N	Y	64	2K	N	8	64	1	2003	2009		logic emulation machine		
X	1	lemberg		stable	Wolfgang Puffitsch	VLIW	32	32	cyclone-4-6	James Brakef	37459	A	25	54	43	##	q13.1	1.00	1.0	1.1	vhdl	57	core	yes	yes	Y	4G	2M	Y			32	4	2011		www2.imm.dtu.dk/~	upto 4 inst/clock	LPM mem & floating point	
X		leomborg		stable	Wolfgang Puffitsch	VLIW	32	32	arria-2	James failed in fitter		A				##	q13.1	1.00	1.0		vhdl	57	core	yes	yes	Y	4G	2M	Y			32	4	2011		www2.imm.dtu.dk/~	upto 4 inst/clock	LPM mem & floating point	
A		leon		stable	Jiri Gaisler, Jan Anders	SPARC	32	32			3500										vhdl	100s	leon3x	yes	yes	Y	4G	4G				64	2003	2013	SPARC data sheets	customized for ~50 FPGA boards, configurable			
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	Martin Schoe	189	4			160			0.67	1.0	567.2	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3	Martin Schoe	188	4			129			0.67	1.0	459.7	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W	1	leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	Martin Schoe	112	6			182			0.67	1.0	1088.8	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-2	James Brakef	259	4			122	##	q11.1	0.67	1.0	316.5	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	cyclone-4-6	James Brakef	238	4			149	##	q13.1	0.67	1.0	420.7	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	arria-2	James Brakef	164	A			266	##	q13.1	0.67	1.0	1086.2	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-3-5	James Brakef	247	4			105	##	14.7	0.67	1.0	285.7	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	spartan-6	James Brakef	174	6			155	##	14.7	0.67	1.0	595.9	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
W		leros	Leros	stable	Martin Schoeberl	accum	16	16	kintex-7-3	James Brakef	169	6			274	##	14.7	0.67	1.0	1084.7	vhdl	5	leros	yes	yes	N	Y	256	64K				2	2	2008	2012	Leros: A Tiny Microco	256 word data RAM, PIC like	short LUT inst ROM
		leros32	Leros-32	simulation	Jon Pry	accum	32	16	kintex-7-3	James missing memory components											vhdl	10	leros_nexys2			N	4G	4G					2013		<a href="https://github.com/jp">https://github.com/jp</a>	see Leros entry, simulation only	missing several dual port RAMs		
A		light52	Lightweight 8051	beta	Jose Ruiz	8051	8	8x	cyclone-2-7	Jose Ruiz	1339	4	1	29	62			0.33	6.0	2.5	vhdl	8	light52_cj	yes	yes	N	N	64K	64K	Y				2012	2013	8051 data sheets	targeted to area	0.0187 DMIPS/MHz, i8051 is 0.0094 DMIPS/MHz	
A		light52	Lightweight 8051	beta	Jose Ruiz	8051	8	8x	spartan-3-4	Jose Ruiz	1424	4	1	10	35			0.33	6.0	1.4	vhdl	8	light52_cj	yes	yes	N	N	64K	64K	Y				2012	2013	8051 data sheets	targeted to area	~ 6 clocks/inst	
A	1	light52	Lightweight 8051	beta	Jose Ruiz	8051	8	8x	kintex-7-3	James Brakef	1027	6	1	1	148	##	14.7	0.33	6.0	7.9	vhdl	8	light52_cj	yes	yes	N	N	64K	64K	Y				2012	2013	8051 data sheets	targeted to balanced	~ 6 clocks/inst	
A		light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-2-5	Jose Ruiz	203	4			60		q9.1	0.33	9.0	10.8	vhdl	5	light8080	yes	yes	N	N	64K	64K	Y				2007	2012	8080 data sheets	targeted to speed, bare core	typically 9 clocks per inst, .04=.33/9	
A		light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	cyclone-2-7	Jose Ruiz	413	4			80		q9.0	0.33	9.0	7.1	vhdl	5	light8080	yes	yes	N	N	64K	64K	Y				2007	2012	8080 data sheets	targeted to balanced, bare core	typically 9 clocks per inst, .04=.33/9	
A		light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-3-5	Jose Ruiz	209	4			100		q9.1	0.33	9.0	17.5	vhdl	5	light8080	yes	yes	N	N	64K	64K	Y				2007	2012	8080 data sheets	targeted to speed, bare core	typically 9 clocks per inst, .04=.33/9	
A	1	light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	kintex-7-3	James Brakef	154	6			247		14.7	0.33	9.0	58.9	verilog	5	i80soc	yes	yes	N	N	64K	64K	Y				2007	2012	8080 data sheets	targeted to area, includes UART, inter	typically 9 clocks per inst, .04=.33/9	
A		light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	spartan-6	James Brakef	148	6			172	##	14.7	0.33	9.0	42.7	verilog	5	light8080	yes	yes	N	N	64K	64K	Y				2007	2012	8080 data sheets	targeted to area, bare core	typically 9 clocks per inst, .04=.33/9	
A		light8080	Lightweight 8080	stable	Jose Ruiz, Moti Litoche	8080	8	8x	kintex-7-3	James Brakef	154	6			247	##	14.7</																						

	est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	fltg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments			
	micro16b		beta	John Kent	accum	16	16	spartan-3E	James Brakef	467	4		3	76	##	14.7	0.33	2.0	26.9	vhdl	13	Micro16b	yes	asm	N	N	64K	4K	Y	8			2002	2008	members.optushome	SoC version, very limited inst set	MIPS/clk adj'd, 2 clks/inst				
A	microblaze		proprietary	Xilinx	uBlaze	32	32	kintex-7	Xilinx	1201	6		32	408				1.30	1.0	441.4	not avail			yes	yes	opt	4G	4G	Y	86	32	5	2002		www.xilinx.com/tools	performance optimized	70 configuration options, MMU optional				
A	microblaze		proprietary	Xilinx	uBlaze	32	32	kintex-7	Xilinx	546	6		1	320				1.03	1.0	603.7	not avail			yes	yes	opt	4G	4G	Y	86	32	3	2002		www.xilinx.com/tools	MicroBlaze MCS, smallest configuration	70 configuration options, MMU optional				
W	microcore		beta	Klaus Schleisiek	forth	32	8	spartan-6-3	James Brakef	591	6		1	71	##	14.7	1.00	1.0	120.1	vhdl	10	core	yes	asm	N	Y	2M	512K							2004			has several PDFs	indexing into return stack, auto inc/de	AKA uCore110	
W	microcore		beta	Klaus Schleisiek	forth	32	8	kintex-7-3	James Brakef	644	6			149	##	14.7	1.00	1.0	231.3	vhdl	10	core	yes	asm	N	Y	2M	512K							2004			has several PDFs	indexing into return stack, auto inc/de	AKA uCore110	
A	microriscii	MicroRISC II	alpha	Alikat	RISC	32	32													verilog	7	?			N	64K	64K	Y		16	5	2002	2009				very little code				
A	minimips	miniMIPS	stable	Poppy etal	MIPS	32	32	kintex-7-3	James Brakef	2939	6	8		118	##	14.7	1.00	1.0	40.1	vhdl	12	minimips	yes	yes	N	N	4G	4G	Y		32	5						MIPS I			
A	minirisc	Mini-Risc core	stable	Rudolf Usselmann	PIC16	8	14	spartan-3	Rudolf Usselr	460	4			80				0.33	1.0	57.4	verilog	7	risc_core	yes	yes	N	Y	256	4K	Y				2001	2012				PIC16 data sheets		
	minsoc	minsoc	stable	Raul Fajardo etal	OpenRISC	32	32	cyclone-2	James Brakef	4721	4	4	44	48	##	q11.1s	1.00	1.0	10.2	verilog	88	or1200_t	yes	yes	Y	M	4G	4G	Y				32		2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches			
	minsoc	minsoc	stable	Raul Fajardo etal	OpenRISC	32	32	arria-2	James	failed in fitter	A					##	q13.1	1.00	1.0		verilog	88	or1200_t	yes	yes	Y	M	4G	4G	Y			32		2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches			
W	minsoc	minsoc	stable	Raul Fajardo etal	OpenRISC	32	32	spartan-6-3	James	too many los	6	4	13		##	14.7	1.00	1.0		verilog	88	or1200_t	yes	yes	Y	M	4G	4G	Y			32		2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches				
W	minsoc	minsoc	stable	Raul Fajardo etal	OpenRISC	32	32	kintex-7-3	James Brakef	4945	6	4	8	107	##	14.7	1.00	1.0	21.7	verilog	88	or1200_t	yes	yes	Y	M	4G	4G	Y			32		2009	2013	www.minsoc.com	minimal OR1200, vendor neutral, has caches				
B	mips_16	Educational 16-b	stable	Doyya Doyya	RISC	16	16	kintex-7-3	James	collapsed in c	6							1.00	1.0		verilog	12	mips_16	yes	N	N	64K	64K		13	8	5	2012	2012							
A	mips_enhanc	MIPS_enhanced	stable	Lazaridis Dimitris, Ioan	SPARC	32	32											1.0			vhdl		leon3mp	yes	yes	N	4G	4G	Y		32	2010	2011				tar file does not match	based on mips789, added cache??	Only source is for Leon3		
A	mips_fault_t	Mips-FaultTolera	stable	Lazaridis	MIPS	32	32											1.0			vhdl			yes	yes	N	4G	4G	Y		32	2010	2013				MIPS data sheets	arithmetic includes fault detection			
A	mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	cyclone-2	James Brakef	6843	4	8		45	##	q11.1s	1.00	1.0	6.6	verilog	20	processor	yes	yes	N	N	4G	4G	Y		32	2012	2014								
A	mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	cyclone-4	James Brakef	9556	4			48	##	q13.1	1.00	1.0	5.0	verilog	20	processor	yes	yes	N	N	4G	4G	Y		32	2012	2014								
A	mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	arria-2	James Brakef	3716	A	8		79	##	q13.1	1.00	1.0	21.3	verilog	20	processor	yes	yes	N	N	4G	4G	Y		32	2012	2014								
A	mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	spartan-3-5	James Brakef	6322	4	8		38	##	14.7	1.00	1.0	6.0	verilog	20	processor	yes	yes	N	N	4G	4G	Y		32	2012	2014								
A	mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	spartan-6-3	James Brakef	4823	6	8		43	##	14.7	1.00	1.0	8.8	verilog	20	processor	yes	yes	N	N	4G	4G	Y		32	2012	2014								
A	mips32r1	MIPS32 Release	stable	Grant Ayers	MIPS	32	32	kintex-7-3	James Brakef	4822	6	8		90	##	14.7	1.00	1.0	18.6	verilog	20	processor	yes	yes	N	N	4G	4G	Y		32	2012	2014								
A	mipsr2000	mipsr2000	stable	Lazaridis Dimitris	MIPS	32	32	kintex-7-3	James Brakef	1971	6	4	6	71	##	14.7	1.00	1.0	36.2	vhdl	35	Dm	yes	yes	N	N	4G	4G	Y		32	5	2012	2013							
A	mips789	mips789	stable	Li Wei	MIPS	32	32	kintex-7-3	James Brakef	1432	6			171	##	14.7	1.00	1.0	119.1	verilog	10	mips_cor	yes	yes	N	N	4G	4G	Y		32	2007	2009								
A	mips789	mips789	stable	Li Wei	MIPS	32	32	kintex-7-3	James Brakef	1432	6		1	171	##	14.7	1.00	1.0	119.1	verilog	10	mips_cor	yes	yes	N	N	4G	4G	Y		32	2007	2009								
	mproz		stable		RISC	16	16														schematic			yes	asm	N		32K													
	mpx	MPX 32-bit CPU	stable	Ultra Embedded		32	32														verilog			yes	N	N	4G	4G	Y		32	2012	2013								
X	msl16		beta	Philip Leong, Tsang, Lei	forth	16	4	kintex-7-3	James Brakef	303	6			256	##	14.7	0.67	1.0	566.4	vhdl	13	cpu	yes	asm	N	N	256	4G	4G	Y	16			2001							
A	myblaze	myBlaze	mature	Jian Luo	uBlaze	32	32											1.0			myhdl			yes	yes	N	N	4G	4G	Y		32	2010	2010				microBlaze data sheet	clone, python code generators		
W	myforthproc	FORTH processor	stable	Gerhard Hohner	forth	32	8	SP-spartan-	James Brakef	4494	4		12	67	##	14.7	1.00	1.0	15.0	vhdl	3	theCore	yes	yes	N	N	64M	64M		96			2004	2012							
W	myforthproc	FORTH processor	stable	Gerhard Hohner	forth	32	8	SP-kintex7-	James Brakef	2959	6		6	223	##	14.7	1.00	1.0	75.3	vhdl	3	theCore	yes	yes	N	N	64M	64M		96			2004	2012							
W	myforthproc	FORTH processor	stable	Gerhard Hohner	forth	32	8	SP-spartan-	Gerhard Hoh	6526	4		14	60	##	14.7	1.00	1.0	9.2	vhdl	58	mycpu	yes	yes	N	N	64M	64M		96			2004	2012							
W	myforthproc	FORTH processor	stable	Gerhard Hohner	forth	32	8	SPC-spartan-	Gerhard Hoh	8134	4		17	61	##	14.7	1.00	1.0	7.4	vhdl	58	mycpu	yes	yes	N	N	64M	64M		96			2004	2012							
W	myforthproc	FORTH processor	stable	Gerhard Hohner	forth	32	8	SPM-sparta	Gerhard Hoh	7275	4	16	14	68	##	14.7	1.00	1.0	9.3	vhdl	58	mycpu	yes	yes	N	N	64M	64M		96			2004	2012							
W	myforthproc	FORTH processor	stable	Gerhard Hohner	forth	32	8	SPMC-spart	Gerhard Hoh	9499	4	16	17	53	##	14.7	1.00	1.0	5.6	vhdl	58	mycpu	yes	yes	N	N	64M	64M		96			2004	2012							
W	myforthproc	FORTH processor	stable	Gerhard Hohner	forth	32	8	SPMD-spart	Gerhard Hoh	9265	4	16	14	63	##	14.7	1.00	1.0	6.8	vhdl	58	mycpu	yes	yes	N	N	64M	64M		96			2004	2012							
X	myrisc1	myRISC1	stable	Muza Byte	RISC	8	8	cyclone-2	Muza   Altera	186	4		2	57			0.33	1.0	101.2	verilog	1	myRISC1	yes	N	Y	256	256	Y	16	4			2011	2011							
X	myrisc1	myRISC1	stable	Muza Byte	RISC	8	8	cyclone-2	James Brakef	182	4		2	93	##	q11.1s	0.33	1.0	169.0	verilog	1	myRISC1	yes	N	Y	256	256	Y	16	4			2011	2011							
X	myrisc1	myRISC1	stable	Muza Byte	RISC	8	8	cyclone-4	James Brakef	198	4		2	128	##	q13.1	0.33	1.0	212.9	verilog	1	myRISC1	yes	N	Y	256	256	Y	16	4			2011	2011							
X	myrisc1	myRISC1	stable	Muza Byte	RISC	8	8	arria-2	James Brakef	121	A	2	231	##	q13.1	0.33	1.0	628.7	verilog	1	myRISC1	yes	N	Y	256	256	Y	16	4			2011	2011								
W	natalius_8bit	N																																							

	est folder	opencores name	status	author	style / clone	data size	inst size	FPGA	repor ter	com ment	LUTs ALUT	LUT? mults	blk ram	F max	date	tool ver	MIPS /clk	clks/ inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	fltg pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments	
A	nios2		proprietary	Altera	Nios II	32	32	cyclone-5	Altera		1570	A		140			0.64	1.0	56.7	not avail			yes	yes	opt		4G	4G	Y		32	2004		NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A	nios2		proprietary	Altera	Nios II	32	32	arria-5	Altera		1045	A		250			0.64	1.0	152.1	not avail			yes	yes	opt		4G	4G	Y		32	2004		NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A	nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera		1300	A		300			0.64	1.0	146.7	not avail			yes	yes	opt		4G	4G	Y		32	2004		NIOS2 data sheets	fltg-pt, caches & MMU options	Nios II: balanced version		
A	nios2		proprietary	Altera	Nios II	32	32	cyclone-4-6	Altera		1080	4		170			0.15	1.0	23.6	not avail			yes	yes	N		4G	4G	Y		32	2004		NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version		
A	nios2		proprietary	Altera	Nios II	32	32	arria-2	Altera		730	A		300			0.15	1.0	61.6	not avail			yes	yes	N		4G	4G	Y		32	2004		NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version		
A	nios2		proprietary	Altera	Nios II	32	32	cyclone-5	Altera		840	A		200			0.15	1.0	35.7	not avail			yes	yes	N		4G	4G	Y		32	2004		NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version		
A	nios2		proprietary	Altera	Nios II	32	32	arria-5	Altera		730	A		320			0.15	1.0	65.8	not avail			yes	yes	N		4G	4G	Y		32	2004		NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version		
A	nios2		proprietary	Altera	Nios II	32	32	stratix-5	Altera		445	A		340			0.15	1.0	114.6	not avail			yes	yes	N		4G	4G	Y		32	2004		NIOS2 data sheets	serial arithmetic	Nios II/e: minimum LUTs version		
A	1	oc54x	OpenCores54x D	beta	Richard Herveille	DSP	16	16	kintex-7-3	James Brakef	2225	6	1		180	##	14.7	0.67	1.0	54.1	verilog	10	oc54_cpu	yes	yes	N	Y	64K	64K				2002	2009		40-bit accumulator, barrel shifter	C54x clone	
W	1	octavo		beta	Charles LaForest	reg	16	16	stratix-4	Charles LaFor	500	A	1		550			0.67	1.0	737.0	verilog	18	Octavo	yes	asm	N				14	16	10		2012		Octavo: an FPGA-Cen	8 core barrel, adjustable data width	~= performance across word sizes, no call/rtn ir
B		oks8	oks8	alpha	Kongzilee	ARM7	32	32	kintex-7-3	James bad coding pr						##	14.7	0.67	1.0		verilog	8	oks8	yes	yes	N		64K	64K	Y			2006	2009		clone of KS86C4204/C4208/P4208, SAM87RI instruction set		
		oops	OoOps Out-of-Or	planning	Joshua Smith	MIPS	32	32													verilog	13		yes	yes	N		4G	4G	Y			2012	2012		incomplete source code		
W	1	open8_urisc	Open8 uRISC	stable	Kirk Hays, Jshamlet	RISC	8	8	kintex-7-3	James Brakef	691	6	1		263	##	14.7	0.33	1.0	125.6	vhdl	9	Open8	yes	yes	N		64K	64K	Y		8	2006	2013		accum & 8 regs, clone of Vautomation uRISC processor, in use		
		opencpu32	OpenCPU32	planning	Leonardo Araujo dos Dantos		32	32													vhdl	22	pkgOpenCPU32		N						16	2012	2012		built to test division algorithms			
		openfire_core	OpenFire Proces	alpha	Alex Marschun, Steph	uBlaze	32	32	kintex-7-3	James empty project		6					14.7	0.33	1.0		verilog	12	openfire	yes	yes	N	N	4G	4G	Y			2007	2009		uBlaze data sheets	"FPGA Proven"	
A		openfire2	OpenFIRE	beta	Antonio Anton	uBlaze	32	32	spartan-3-5	James Brakef	1352	4	3	6	39	##	14.7	1.00	1.0	28.8	verilog	27	openfire	yes	yes	N	N	4G	4G	Y			2007	2012		uBlaze data sheets	"FPGA Proven"	
A	1	openfire2	OpenFIRE	beta	Antonio Anton	uBlaze	32	32	kintex-7-3	James Brakef	1201	6	3	2	105	##	14.7	1.00	1.0	87.4	verilog	27	openfire	yes	yes	N	N	4G	4G	Y			2007	2012		uBlaze data sheets	"FPGA Proven"	
A		openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	cyclone-4-6	Oliver Girard	1750	4	1		52			0.67	2.0	9.9	verilog	30	openMSP	yes	yes	N	N	64K	64K	Y		16	2009	2014		msp430 data sheets	performance spreadsheet	
A	1	openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	stratix-3-2	Oliver Girard	1147	A	1		98			0.67	2.0	28.5	verilog	30	openMSP	yes	yes	N	N	64K	64K	Y		16	2009	2014		msp430 data sheets	performance spreadsheet	
A		openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	spartan-6-4	Oliver Girard	1424	6	1		68			0.67	2.0	15.9	verilog	30	openMSP	yes	yes	N	N	64K	64K	Y		16	2009	2014		msp430 data sheets	performance spreadsheet	
A		openmsp430	openMSP430	stable	Oliver Girard	msp430	16	16x	virtex-6-3	Oliver Girard	1387	6	1		116			0.67	2.0	27.9	verilog	30	openMSP	yes	yes	N	N	64K	64K	Y		16	2009	2014		msp430 data sheets	performance spreadsheet	
		or10		simulation	R. Diez	OpenRISC	32	32										1.00	2.0		verilog	6	or10_top	yes	yes	N	M	4G	4G	Y		32	2012	2014			no longer maintained	
W		or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauc 1 slot	3663	6			72	##		1.00	1.0	19.7	verilog	39	or1200_id	yes	yes	Y		4G	4G	Y			2010	2013		original version of OR1200	numbers from published paper	
W		or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauc 2 slot	4535	6			136	##		1.00	1.0	30.1	verilog	39	or1200_top	yes	yes	Y		4G	4G	Y			2010	2013		2 slot barrel version of OR1200	numbers from published paper	
W	1	or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauc 3 slot	5602	6			185	##		1.00	1.0	33.1	verilog	39	or1200_id	yes	yes	Y		4G	4G	Y			2010	2013		3 slot barrel version of OR1200	numbers from published paper	
W		or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	virtex-5	Strauc 4 slot	6286	6			204	##		1.00	1.0	32.5	verilog	39	or1200_id	yes	yes	Y		4G	4G	Y			2010	2013		4 slot barrel version of OR1200	numbers from published paper	
		or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	kintex-7-3	James 1 slot barrel		6					14.7	1.00	1.0		verilog	39	or1200_id	yes	yes	Y		4G	4G	Y			2010	2013		original version of OR1200		
		or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	kintex-7-3	James 2 slot transla							##	14.7	1.00	1.0		verilog	39	or1200_top	yes	yes	Y		4G	4G	Y			2010	2013		2 slot barrel version of OR1200	
		or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	kintex-7-3	James 3 slot barrel		6					14.7	1.00	1.0		verilog	39	or1200_id	yes	yes	Y		4G	4G	Y			2010	2013		3 slot barrel version of OR1200		
		or1200_hp	OpenRisc 1200 H	stable	Strauch Tobias	OpenRISC	32	32	kintex-7-3	James 4 slot barrel		6					14.7	1.00	1.0		verilog	39	or1200_id	yes	yes	Y		4G	4G	Y			2010	2013		4 slot barrel version of OR1200		
		or1200_soc	or1200_soc	beta	gaz	OpenRISC	32	32	cyclone-2	James missing files							##	q11.1s	0.67	2.0		verilog	39	top	yes	yes	Y		4G	4G	Y			2011			OpenRISC on Tercas DE1 board	
		or1200_soc	or1200_soc	beta	gaz	OpenRISC	32	32	arria-2	James undefined ent							##	q13.1	0.67	2.0		verilog	39	top	yes	yes	Y		4G	4G	Y			2011			OpenRISC on Tercas DE1 board	
		or1200_soc	or1200_soc	beta	gaz	OpenRISC	32	32	kintex-7-3	James unknown moc							##	14.7	1.00	1.0		verilog	39	top	yes	yes	Y		4G	4G	Y			2011			OpenRISC on Tercas DE1 board	
		or1k-cf	Confluence Oper	alpha	Kenr	OpenRISC	32	32													confluence											2004	2009					
W		or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	cyclcon-2	James Brakef	3262	4	3	8	68	##	q11.1s	1.00	1.0	20.9	verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y		32	2001	2014	<a href="http://opencores.org">http://opencores.org</a>	Cyclone IV board	cappuccino ALU	
		or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	cyclcon-4	James too many los		4					##	q13.1	1.00	1.0		verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y		32	2001	2014	<a href="http://opencores.org">http://opencores.org</a>	Cyclone IV board	cappuccino ALU
		or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	arria-2	James failed in fitter							##	q13.1	1.00	1.0		verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y		32	2001	2014	<a href="http://opencores.org">http://opencores.org</a>	Cyclone IV board	cappuccino ALU
		or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	spartan-3-5	James syntax errors		4					##	14.7	1.00	1.0		verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y		32	2001	2014	<a href="http://opencores.org">http://opencores.org</a>	Cyclone IV board	cappuccino ALU
W		or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	spartan-6-3	James Brakef	3201	6	3	3	77	##	14.7	1.00	1.0	24.1	verilog	39	mor1kx	yes	yes	N	M	4G	4G	Y		32	2001	2014	<a href="http://opencores.org">http://opencores.org</a>	Cyclone IV board	cappuccino ALU	
W	1	or1k	OpenRISC	stable	Julius Baxter, Stefan Kr	OpenRISC	32	32	kintex-7-3	James Brakef	3299	6	3	3	189	##	14.7	1.00	1.0	57.3																		



#	author	name	status	style / clone	data size	inst size	FPGA	reporter	comment	LUTs ALUT	LUT?	mults	blk ram	F max	date	tool ver	MIPS /clk	clks/inst	KIPS /LUT	src code	# src files	top file	doc	tool chain	flt pt	Ha vd	max data	max inst	byte adrs	# inst	# reg	pipe len	start year	last revis	reference	note worthy	comments	
A	Daniel Wallner	T65 CPU	stable	6502	8	8x	spartan-6-3	James Brakef	725	6				128	##	14.7	0.33	4.0	14.5	vhdl	7	T65	yes	yes	N	N	64K	64K	Y				2002	2010	6502 data sheets	6502, 65C02 & 65C816; wide use		
A	Daniel Wallner	T65 CPU	stable	6502	8	8x	kintex-7-3	James Brakef	575	6				291	##	14.7	0.33	4.0	41.7	vhdl	7	T65	yes	yes	N	N	64K	64K	Y				2002	2010	6502 data sheets	6502, 65C02 & 65C816; wide use		
A	Gabriel Oshiro, Samuel	T6507lp	beta	6502	8	8x	spartan-6-3	James errors								14.7				verilog	22	t6507lp	yes	yes	N	N	64K	64K	Y				2009	2010	6502 data sheets	for use in ATARI 2600		
A	Daniel Wallner	T80 cpu	stable	8080	8	8x	spartan-6-3	James	8080	958	6			95	##	14.7	0.33	9.0	3.6	vhdl	5	T8080se	yes	yes	N	N	64K	64K	Y				2002	2011	8080 data sheets	Z80, 8080 & gameboy inst sets, several usages		
A	Daniel Wallner	T80 cpu	stable	Z80	8	8x	arria-2	James	xilinx primitiv							q13.1	0.33	3.0		vhdl	5	T80a	yes	yes	N	N	64K	64K	Y				2002	2011	z80 data sheets	Z80, 8080 & gameboy inst sets, several usages		
A	Daniel Wallner	T80 cpu	stable	Z80	8	8x	spartan-3-5	James	Z80 m	1991	4			54	##	14.7	0.33	3.0	3.0	vhdl	5	T80a	yes	yes	N	N	64K	64K	Y				2002	2011	z80 data sheets	Z80, 8080 & gameboy inst sets, several usages		
A	Daniel Wallner	T80 cpu	stable	Z80	8	8x	spartan-6-3	James	Z80 m	1462	6			83	##	14.7	0.33	3.0	6.2	vhdl	5	T80a	yes	yes	N	N	64K	64K	Y				2002	2011	z80 data sheets	Z80, 8080 & gameboy inst sets, several usages		
A	Daniel Wallner	T80 cpu	stable	Z80	8	8x	kintex-7-3	James	Z80 m	1389	6			163	##	14.7	0.33	3.0	12.9	vhdl	5	T80a	yes	yes	N	N	64K	64K	Y				2002	2011	z80 data sheets	Z80, 8080 & gameboy inst sets, several usages		
A	Tobias Gubener	TG68 execute 68	stable	68000	16	16x	kintex-7-3	James Brakef	2331	6				44	##	14.7	0.67	4.0	3.2	vhdl	2	TG68_fas	yes	yes	N	N	4G	4G	Y			16	2007	2012	68000 data sheets	for use with Minimig		
X	Diego Valverde	Theia: ray graphi	beta	GPU																verilog	32	Theia	yes	asm	N						12	2011	2012		multi-core, 3D rendering & shader			
W	Ulrich Riedel	Tiny64	stable	RISC	64		kintex-7-3	James	bit length mis	6						14.7	1.00	1.0		vhdl	7	TinyX	asm	asm	N		64K	64K	Y	16	8	2004	2009		word size configurable from 32 to 64			
X	Ulrich Riedel	tiny8	mature	CISC	8	8x			Flex10K design											ahdl & schematic			asm	N		64K	64K	Y				2002	2009		registers in RAM like TMS9900, uses Altera AHDL, megafuncions & schematic entry			
X	Jordan Earls	TinyCPU	alpha	RISC	8	16	kintex-7-3	James	bit len	1182	6			200	##	14.7	0.33	2.0	28.0	vhdl	10	top	asm	N	N	64K	64K	Y				2012	2012					
X	Vincent Crabtree	Tiny Instruction 5	beta	accum	8	8x	spartan-6-3	James Brakef	198	6				60	##	14.7	0.33	1.0	99.5	vhdl	1	TISC			N		256	1K	Y			2	2009	2009		minimal accumulator machine		
X	Vincent Crabtree	Tiny Instruction 5	beta	accum	8	8x	kintex-7-3	James Brakef	195	6				87	##	14.7	0.33	1.0	147.1	vhdl	1	TISC			N		256	1K	Y			2	2009	2009		minimal accumulator machine		
A	TotalCPU	TotalCPU	alpha	RISC	12+	12														verilog										16	2007	2009		data width 12 bits and up, no data memory				
A	Dinesh Annayya	turbo8051	beta	8051	8	8x	cyclone-2	Dinesh Annay	5072	4				39			0.33	4.0	0.6	verilog	74	oc8051_t	yes	yes	N	N	64K	64K	Y				2011	2013	8051 data sheets	includes peripherals		
A	Dinesh Annayya	turbo8051	beta	8051	8	8x	kintex-7-3	James Brakef	1985	6	1			127	##	14.7	0.33	4.0	5.3	verilog	74	oc8051_t	yes	yes	N	N	64K	64K	Y				2011	2013	8051 data sheets	includes peripherals		
A	Guy Hutchison, Howard	TV80	mature	Z80	8	8x	cyclone-2	James Brakef	2148	4				63	##	q11.1s	0.33	3.0	3.2	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
A	Guy Hutchison, Howard	TV80	mature	Z80	8	8x	cyclone-4	James Brakef	2193	4				86	##	q13.1	0.33	3.0	4.3	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
A	Guy Hutchison, Howard	TV80	mature	Z80	8	8x	arria-2	James Brakef	1413	A				139	##	q13.1	0.33	3.0	10.9	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
A	Guy Hutchison, Howard	TV80	mature	Z80	8	8x	spartan-3-5	James Brakef	2095	4				54	##	14.7	0.33	3.0	2.9	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
A	Guy Hutchison, Howard	TV80	mature	Z80	8	8x	spartan-6-3	James Brakef	2180	6				83	##	14.7	0.33	3.0	7.8	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
A	Guy Hutchison, Howard	TV80	mature	Z80	8	8x	kintex-7-3	James Brakef	1207	6				182	##	14.7	0.33	3.0	16.6	verilog	6	tv80n	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Daniel Wallner's T80, ASIC implementations		
A	Whitewill	Ucore	stable	MIPS	32	32	kintex-7-3	James Brakef	2469	6		1		231	##	14.7	1.00	1.0	93.5	verilog	25	ucore	yes	yes	N		4G	4G	Y			32	6	2005	2010	MIPS data sheets	MMU & caches	
X	Pablo Salvadeo etal	usimplez	stable	accum	12	12	stratix-2	Pablo Salvadeo	48	4				134		q9.1	0.17	1.0	475.9	vhdl	3	usimplez_cpu			N		512	512	Y	8		2011		<a href="http://www-gti.det.u">http://www-gti.det.u</a>	MIPS/Mhz reduced due to few inst			
A	IPextreme	v1_coldfire	stable	68000	16	16x	cyclone-3	freescale	5000	4				80			0.89	1.0	14.2			yes	yes	N	N	4G	4G	Y		16	2008		68000 data sheets	free for Cyclone III	<a href="http://www.ip-extreme.com/IP/coldfire_altera">http://www.ip-extreme.com/IP/coldfire_altera</a>			
X	Al Williams	vtach	mature		13	12	spartan-3-4	James Brakef	557	4				71	##	14.7	0.50	1.0	64.1	verilog	16	vtach			N		256	256	Y				2013	2014		ISE project only, BCD arithmetic		
X	Al Williams	vtach	mature		13	12	kintex-7-3	James	xilinx core prc	6						14.7	0.50	1.0		verilog	16	vtach			N		256	256	Y				2013	2014		ISE project only, BCD arithmetic		
A	Walter Mueller	w11	alpha	PDP11	8	16x	spartan-6	Walter Muell	3418	6				80			0.67	2.0	7.8	vhdl	26	pdp11	yes	yes	N	N	4M	4M	Y		8	2010	2013	PDP11 data sheets	Boots UNIX, has MMU & cache, retro project			
A	Walter Mueller	w11	alpha	PDP11	8	16x	kintex-7-3	James Brakef	1760	6	1	1		147	##	14.7	0.67	2.0	28.0	vhdl	118	pdp11_co	yes	yes	N	N	4M	4M	Y		8	2010	2013	PDP11 data sheets	Boots UNIX, has MMU & cache, retro project			
A	Walter Mueller	w11	alpha	PDP11	8	16x	kintex-7-3	James Brakef	3174	6	1	3		131	##	14.7	0.67	2.0	13.9	vhdl	133	sys_w11a	yes	yes	N	N	4M	4M	Y		8	2010	2013	PDP11 data sheets	Boots UNIX, has MMU & cache, retro project			
A	Brewster Porcella	wb_z80	stable	Z80	8	8x	kintex-7-3	James Brakef	2025	6				144	##	14.7	0.33	3.0	7.8	verilog	4	z80_core	yes	yes	N	N	64K	64K	Y				2004	2012	z80 data sheets	derived from Guy Hutchison TV80		
A	Stefan Fischer	wb4pb	stable	picoBlaze	13	13														vhdl & v	10					Y						2010	2013	picoblaze data sheets	software addon for picoblaze			
X	Sjimen Woutersen	x32	stable	forth	32	8	kintex-7-3	James	missing define	6						##	14.7	1.00	1.0		vhdl	32	core	yes	yes	N		4G	4G	Y			2006	2007		MS thesis, byte code, needs caches		
X	Herbert Kleebauer	xproz	stable	CISC	16	16x														schematic			yes	asm	N		64K	64K	Y				1995			documentation in German		
W	Jan Gray	xr16	stable	RISC	16	16	spartan-2-5	Jan Gray	257	4			2	37			0.67	1.0	96.6	verilog	12	xsoc	yes	yes	N		64K	64K	Y		16	1999	2001		handcrafted instruction set	tool FPGA P&R		
W	Jan Gray	xr16	stable	RISC	16	16	spartan-2-5	Jan Gray	200	4			2	50			0.67	1.0	167.5	verilog	12	xsoc	yes	yes	N		64K	64K	Y		16	1999	2001		handcrafted instruction set	handcrafted FPGA layout		
W	James Brakef	xr16	stable	RISC	16	16	spartan-3-5	James Brakef	392	4				80	##	14.7	0.67	1.0	136.2	verilog	4	xr16	yes	yes	N		64K	64K	Y		16	1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
W	James Brakef	xr16	stable	RISC	16	16	virtex-4	James Brakef	392	4				149	##	14.7	0.67	1.0	254.9	verilog	4	xr16	yes	yes	N		64K	64K	Y		16	1999	2001		handcrafted instruction set	tool FPGA P&R, area mode better		
W	James Brakef	xr16																																				



