



# LPC Bridge Core Specification

*Author:* Howard M. Harte  
*hharte@opencores.org*

**Document rev. 0.2**  
**March 5, 2008**

This page left intentionally blank

*Revision History*

Rev.	Date	Author	Description
0.1	03/01/2008	Howard M. Harte	First Draft
02.	03/05/2008	Howard M. Harte	Corrected some mistakes.

*Table of contents*

<b>INTRODUCTION .....</b>	<b>1</b>
<b>LPC HOST IO PORTS .....</b>	<b>2</b>
<b>LPC PERIPHERAL IO PORTS .....</b>	<b>5</b>
<b>OPERATION .....</b>	<b>8</b>
<b>ARCHITECTURE .....</b>	<b>9</b>

# 1

---

# Introduction

The

The core features an 32-bit wishbone interface.

## FEATURES:

- Compliant to Intel(r) Low Pin Count (LPC) Interface Specification Revision 1.1
- Wishbone Slave to LPC Host Module
  - Memory Read and Write (1-byte)
  - I/O Read and Write (1-byte)
  - Firmware Memory Read and Write (1-, 2- and 4-byte)
- Wishbone Master to LPC Peripheral Module
  - Memory Read and Write (1-byte)
  - I/O Read and Write (1-byte)
  - Firmware Memory Read and Write (1-, 2- and 4-byte)
- Fully static synchronous design with one clock domain
- Technology independent Verilog
- Fully synthesizable

# LPC Host IO ports

## 2.1 WISHBONE Slave to LPC Host Interface Connections

Port	Width	Direction	Description
clk_i	1	Input	Master clock input
nrst_i	1	Input	Asynchronous active low reset
wbs_inta_o	1	Output	Interrupt request signal
wbs_cyc_i	1	Input	Valid bus cycle
wbs_stb_i	1	Input	Strobe/Core select
wbs_adr_i	2	Input	Lower address bus bits
wbs_tga_i	2	Input	
wbs_sel_i	4	Input	
wbs_we_i	1	Input	Write enable
wbs_dat_i	8	Input	Data input
wbs_dat_o	8	Output	Data output
wbs_ack_o	1	Output	Normal bus termination

### 2.1.1 clk\_i

All internal WISHBONE logic is registered to the rising edge of the [clk\_i] clock input.

### 2.1.2 rst\_i

The active low asynchronous reset input [rst\_i] forces the core to restart. All internal registers are preset and all state-machines are set to an initial state.

### 2.1.3 wbs\_inta\_o

The interrupt request output is asserted when the core needs service from the host system.

### 2.1.4 wbs\_cyc\_i

When asserted, the cycle input [cyc\_i] indicates that a valid bus cycle is in progress. The logical AND function of [cyc\_i] and [stb\_i] indicates a valid transfer cycle to/from the core.

### 2.1.5 wbs\_stb\_i

The strobe input [stb\_i] is asserted when the core is being addressed. The core only responds to WISHBONE cycles when [stb\_i] is asserted, except for the [rst\_i], which always receive a response.

### 2.1.6 wbs\_adr\_i

The address array input [adr\_i] is used to pass a binary coded address to the core. The most significant bit is at the higher number of the array.

### **2.1.7 wbs\_tga\_i**

The address tag input, defines transfer type on LPC Bus (I/O, Memory, DMA, Firmware).

WB_TGA_MEM	Memory Cycle	2'b00
WB_TGA_IO	I/O Cycle	2'b01
WB_TGA_FW	Firmware Memory Cycle	2'b10
WB_TGA_DMA	DMA Cycle	2'b11

### **2.1.8 wbs\_sel\_i**

Select lines that determine the access size and byte lanes on the Wishbone backplane.

### **2.1.9 wbs\_we\_i**

When asserted, the write enable input [we\_i] indicates that the current bus cycle is a write cycle. When negated, it indicates that the current bus cycle is a read cycle.

### **2.1.10 wbs\_dat\_i**

The data array input [dat\_i] is used to pass binary data from the current WISHBONE Master to the core. All data transfers are 8 bit wide.

### **2.1.11 wbs\_dat\_o**

The data array output [dat\_o] is used to pass binary data from the core to the current WISHBONE Master. All data transfers are 8 bit wide.

### **2.1.12 wbs\_ack\_o**

When asserted, the acknowledge output [ack\_o] indicates the normal termination of a valid bus cycle.

## **2.2 External (LPC Host Port) Connections**

Port	Width	Direction	Description
lpc_clk_o	1	Output	LPC clock
lframe_o	1	Output	LPC LFRAME Signal
lad_o	4	Output	LPC Address/Data Bus Out
lad_i	4	Input	LPC Address/Data Bus In
lad_oe	1	Output	LPC Address/Data Output Enable

### **2.2.1 lpc\_clk\_o**

Lpc\_clk\_o is generated by the master device and synchronizes data movement on the LPC Bus.

### **2.2.2 lframe\_o**

**Frame:** Indicates start of a new cycle, termination of broken cycle.

### **2.2.3 lad\_o**

The multiplexed LPC Command, Address, and Data Bus output.

**2.2.4 lad\_i**

The multiplexed LPC Command, Address, and Data Bus input.

**2.2.5 lad\_oe**

The multiplexed LPC Command, Address, and Data Bus output enable.

# 3

# LPC Peripheral IO ports

## 3.1 WISHBONE Master to LPC Peripheral Interface Connections

Port	Width	Direction	Description
clk_i	1	Input	Master clock input
rst_i	1	Input	Asynchronous active low reset
wbm_inta_i	1	Input	Interrupt request signal
wbm_cyc_o	1	Output	Valid bus cycle
wbm_stb_o	1	Output	Strobe/Core select
wbm_adr_o	2	Output	Lower address bus bits
wbm_tga_o	2	Output	
wbm_sel_o	4	Output	
wbm_we_o	1	Output	Write enable
wbm_dat_i	8	Input	Data input
wbm_dat_o	8	Output	Data output
wbm_ack_i	1	Input	Normal bus termination

### 3.1.1 clk\_i

All internal WISHBONE logic is registered to the rising edge of the [clk\_i] clock input.

### 3.1.2 rst\_i

The active low asynchronous reset input [rst\_i] forces the core to restart. All internal registers are preset and all state-machines are set to an initial state.

### 3.1.3 inta\_i

The interrupt request output is asserted when the core needs service from the host system.

### 3.1.4 cyc\_o

When asserted, the cycle input [cyc\_i] indicates that a valid bus cycle is in progress. The logical AND function of [cyc\_i] and [stb\_i] indicates a valid transfer cycle to/from the core.

### 3.1.5 stb\_o

The strobe input [stb\_i] is asserted when the core is being addressed. The core only responds to WISHBONE cycles when [stb\_i] is asserted, except for the [rst\_i], which always receive a response.

### 3.1.6 adr\_o

The address array input [adr\_i] is used to pass a binary coded address to the core. The most significant bit is at the higher number of the array.

### **3.1.7 wbm\_tga\_o**

The address tag output, indicates transfer type on LPC Bus (I/O, Memory, DMA, Firmware).

WB_TGA_MEM	Memory Cycle	2'b00
WB_TGA_IO	I/O Cycle	2'b01
WB_TGA_FW	Firmware Memory Cycle	2'b10
WB_TGA_DMA	DMA Cycle	2'b11

### **3.1.8 wbm\_sel\_o**

Select lines that determine the access size and byte lanes on the Wishbone backplane.

### **3.1.9 wbm\_we\_o**

When asserted, the write enable input [we\_i] indicates that the current bus cycle is a write cycle. When negated, it indicates that the current bus cycle is a read cycle.

### **3.1.10 wbm\_dat\_i**

The data array input [dat\_i] is used to pass binary data from the current WISHBONE Master to the core. All data transfers are 8 bit wide.

### **3.1.11 wbm\_dat\_o**

The data array output [dat\_o] is used to pass binary data from the core to the current WISHBONE Master. All data transfers are 8 bit wide.

### **3.1.12 wbm\_ack\_i**

When asserted, the acknowledge output [ack\_o] indicates the normal termination of a valid bus cycle.

## **3.2 External (LPC Peripheral Port) Connections**

Port	Width	Direction	Description
lpc_clk_i	1	Input	LPC Clock
lframe_i	1	Input	LPC LFRAME Signal
lad_o	4	Output	LPC Address/Data Bus Out
lad_i	4	Input	LPC Address/Data Bus In
lad_oe	1	Output	LPC Address/Data Output Enable

### **3.2.1 lpc\_clk\_i**

lpc\_clk\_o is generated by the master device and synchronizes data movement on the LPC Bus.

### **3.2.2 lframe\_i**

**Frame:** Indicates start of a new cycle, termination of broken cycle.

### **3.2.3 lad\_o**

The multiplexed LPC Command, Address, and Data Bus output.

**3.2.4 lad\_i**

The multiplexed LPC Command, Address, and Data Bus input.

**3.2.5 lad\_oe**

The multiplexed LPC Command, Address, and Data Bus output enable.

# 4

---

# Operation

## 4.1 LPC Transfers

# 5

---

# Architecture