OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [Makefile] - Rev 28

Go to most recent revision | Compare with Previous | Blame | View Log

################################################################################
#
# Filename:     Makefile
#
# Project:      Zip CPU -- a small, lightweight, RISC CPU soft core
#
# Purpose:      This is a grand makefile for the entire project.  It will
#               build the assembler, and a Verilog testbench, and then
#               even test the CPU via that test bench.
#
#       Targets include:
#
#               bench   Build the CPP test bench/debugger facility.
#
#               rtl     Run Verilator on the RTL
#
#               sw      Build the assembler.
#
#               test    Run the test bench on the assembler test file.
#
#
# Creator:      Dan Gisselquist, Ph.D.
#               Gisselquist Tecnology, LLC
#
################################################################################
#
# Copyright (C) 2015, Gisselquist Technology, LLC
#
# This program is free software (firmware): you can redistribute it and/or
# modify it under the terms of  the GNU General Public License as published
# by the Free Software Foundation, either version 3 of the License, or (at
# your option) any later version.
#
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
# for more details.
#
# License:      GPL, v3, as defined and found on www.gnu.org,
#               http://www.gnu.org/licenses/gpl.html
#
#
################################################################################
#
.PHONY: all
all: rtl sw bench

.PHONY: rtl
rtl:
        cd rtl; make

.PHONY: sw
sw:
        cd sw/zasm; make

.PHONY: bench
bench:  rtl
        cd bench/cpp; make

test: sw rtl
        cd sw/zasm; make test
        cd bench/cpp; make test

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.