Out of Date

The following slides are *out of date!* They were briefed at ORCONF, 2016. However, they no longer represent the state of the ZipCPU.

- The ZipCPU ISA now supports 8-bit byte-level access
- The instruction set has been modified to support this
- The select lines have been added back into the wishbone bus
- The overall LUT usage has gone down
- The CMod-S6 version has sped up by almost 3x
- Newlib has since been ported to the ZipCPU



The ZipCPU

A resource efficient 32–bit SoftCore CPU

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D. Octbober, 2016

GI

Overview

 $\neg M$

- Why do I need a ZipCPU?
- How has the ZipCPU been made resource efficient?
 - Simplified bus
 - Minimal instruction Set
 - A simpler approach to Interrupts
- Enhancements to the basic simplified ZipCPU
- What performance can be expected?

GT Vision: SwiC

If what you needed was a CPU, you would've bought one.

• All of the CPU's below are both *cheaper* and *faster*



G]

Vision: SwiC

But you bought an FPGA. Why?

• Because you had an application that needs lots of special purpose, high speed, processing to complete in time



Example: NetFPGA SUME

G]

Vision: SwiC

Does your application have a need for any sequential logic?

- Yes, but there's never enough room for it, and ...
- Both industry solutions, MicroBlaze and NiOS-II, would make your product vendor dependent
- What you need is a System within a Chip, or a SwiC!

This is therefore our goal and vision!

- A *small core* that can be added to a special purpose application, without drawing away too many resources
- An *Open Source core* than can be adapted to any vendor's hardware

Survey of CPUs

G

Feature	NiOS	μ Blaze	ECO-32	RISC-V	OpenRISC	LM32	ZipCPU
Open Architecture?	I	No		Yes			
Number of Instructions	86	129	61	50+	48+	62	
OpCode Bits	6-17	6-11	6	10	6–32	6	0
Interrupt/Exception Vectors	1	6	2	9+	14	32	01
Register Indirect plus displacement (bits)		16		12	16		5
Immediate direct addressing (bits)			16, u	sing R0=0			
Relative branching (bits)		16	26 (28)	21	26	21	
Conditional branching (bits)		16	16 (18)	13	26	16	
Register Size (bits)		32		32 (Opt	t. 64 Exts.)	32	R(
Special Purpose Registers	6	25	6	66+	65+	10	
General Purpose Registers	32 (but R0=0, others are unusable, 24)				at		
8-bit data	Yes						
16-bit data	Yes						lee
32–bit data				Yes			ea
64–bit data	No			Yes, by extension		No	6V
32–bit floats	Opt	tional	No	Yes, by	v extension	No	L L
64–bit floats	No			Yes, by	v extension	No	þe
Vector instructions	No			Not yet	64-bits, Ext	No	_0
MMU	Yes, but optional						
Instruction Cache	Yes, configurable						
Data Cache	Yes, configurable						

Survey of CPUs

G

	Feature	NiOS	μ Blaze	ECO-32	RISC-V	OpenRISC	LM32	ZipCPU
	Open Architecture?		(No)		Yes			
	Number of Instructions	86	129	61	50+	48 +	62	
	OpCode Bits	6–17	6–11	6	10	6-32	6	9
	Interrupt/Exception Vectors	1	6	2	9+	14	32	01
	Register Indirect plus displacement (bits)		16		12	16		$\bar{\mathbf{Q}}$
	Immediate direct addressing (bits)			16, u	sing R0=0			
	Relative branching (bits)		16	26 (28)	21	26	21	
	Conditional branching (bits)		16	16 (18)	13	26	16	
	Register Size (bits)		32		32 (Opt	5. 64 Exts.)	32	R(
	Special Purpose Registers	6	25	6	66+	65 +	10	$> \bigcirc$
	General Purpose Registers		32 (but	R0=0, oth	ers are uni	$asable, \dots 24)$		at
This is <i>way too</i> complex			Yes					
		Yes						le
Som	ething simpler i	is			Yes			ea
needed: the ZipCPU			No		Yes, by	v extension	No	6V
		Эр	tional	No	Yes, by	v extension	No	L L
	64–bit floats		No		Yes, by	v extension	No	pe
	Vector instructions		No		Not yet	64-bits, Ext	No	
	MMU	Yes, but optional						
	Instruction Cache	Yes, configurable						
	Data Cache	Yes, co			onfigurable	9		

G Survey of CPUs

Feature	NiOS	μ Blaze	ECO-32	RISC-V	OpenRISC	LM32	ZipCPU
Open Architecture?	No			Yes			Yes
Number of Instructions	86	129	61	50+	48+	62	26+
OpCode Bits	6-17	6-11	6	10	6–32	6	5+
Interrupt/Exception Vectors	1	6	2	9+	14	32	None
Register Indirect plus displacement (bits)		16		12	16		14 (16)
Immediate direct addressing (bits)			16, u	sing $R0=0$			18 (20)
Relative branching (bits)		16	26 (28)	21	26	21	18 (20)
Conditional branching (bits)		16	16 (18)	13	26	16	18 (20)
Register Size (bits)		32		32 (Opt	t. 64 Exts.)	32	32-bits
Special Purpose Registers	6	25	6	66+	65+	10	1 (x2)
General Purpose Registers	32 (but R0=0, others are unusable, 24)					14 (x2)	
8-bit data	Yes					No	
16–bit data				Yes			No
32–bit data				Yes			Yes
64–bit data		No		Yes, by	v extension	No	No
32-bit floats	Opt	tional	No	Yes, by	v extension	No	Not yet
64–bit floats		No		Yes, by	v extension	No	No
Vector instructions	No			Not yet	64-bits, Ext	No	No
MMU	Yes, but optional				(In test)		
Instruction Cache	Yes, configurable				Same		
Data Cache	Yes, configurable					Not yet	

G]

Vision

Build a simplified, open source, low-area, soft-core CPU

Goals

- 1. 32-bit
- 2. Pipelined
- 3. Wishbone
- 4. Threadable (Supervisor mode)

1. Simplified Wishbone

Choices

- Single word size: 32–bits
- Only aligned accesses
- Only one bus for I/D
- 2. Simplified instruction set
- 3. No interrupt vectors– interrupts just switch modes



Full Wishbone



Let's simplify this ... can we remove anything we don't really need?

G Simplified Wishbone



Let's remove the wires we don't need:

Avoid anciliary information (TAGS, CTLx) Merge the LOCK and CYC lines together Force all transactions to be 32-bits, so remove SEL lines Ignore retries (RTY), we weren't using them anyway



Minimal Wisbone B4, Pipeline mode

Let's simplify our remaining logic:

Insist that STB be zero, rather than don't care, if CYC is zero

This simplifies a slave's decode logic: if (CYC)&&(STB) becomes if (STB) in any bus slave/peripheral. I would recommend this change to the Wishbone standards body.



Simplified Wisbone B4, Pipeline mode

Transaction is complete when (CYC) returns to zero

Bus is idle after the last ACK

(STB)&&(!STALL) implies a transaction request took place

Devices that don't stall only need to check STB

Master must set check both STB and STALL Every request expects an ACK All transactions use pipeline mode



Register Set

Two register sets, only one set is active at any time

Supervisor Register Set

User Register Set

sR0(LR)	sR8	uR0(LR)	uR8
$\mathrm{sR1}$	$\mathrm{sR9}$	uR1	uR9
sR2	$\mathrm{sR10}$	uR2	uR10
sR3	$\mathrm{sR11}$	uR3	uR11
sR4	sR12(FP)	 uR4	uR12(FP)
$\mathrm{sR5}$	sSP	uR5	uSP
sR6	sCC	 uR6	uCC
$\mathrm{sR7}$	sPC	uR7	uPC
Interrupts Disabled		Interrupt	s Enabled

• Only the PC/CC registers have any special H/W purpose

• A special MOV instruction provides access to user regs

GT Simplified Insus 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Marked { 0 DR OpCode Cnd 0 18-bit Signed Immediate 1 BR 14-bit Signed Immediate

- 5–bit OpCode allows for 32 instructions
- 3–bit Condition allows every instruction to be conditional
- 4–bit Register code allows for up to 16 registers
- All instructions take either one or two registers
 - OP.C #X+Rb,Ra
 - OP.C #X,Ra
- This works until
 - the supervisor needs access to the user registers, or
 - you want to load a large number into a register



The entire instruction set was designed to keep decoding simple

GT 32 OpCodes

XOR DIVU Divide unit LSR DIVS LSL LDI ASR FPADD /NOOP MPY FPSUB /BREAK LDILO FPMPY /LOCK MPYUHI FPDIV MPYSHI FPCVTBREV POPC FPINT Reserved for floating ROL Reserved point unit MOV Reserved

G]

Notable

Unusual Instructions

- 1. BREV (bit reverse)
- 2. TEST (AND sets cond)
- 3. CMP.x (sets cond if X)
- 4. ROL (rotate left)
- 5. **POPC** (pop count)
- 6. LDILO (Load imm, lo)
- 7. LOCK (for atomic access)
- 8. BRA (ADD #x, PC)

"Missing" Instructions

- 1. LB, SB, LH, SH
- 2. PUSH, POP
- 3. Call, JSR, Jal, Jalr
- 4. **RET**urn
- 5. ADDC, SUBC, SUBR
- 6. Compare and branch
- 7. Shift w/ carry
- 8. Compare and set
- 9. Set if zero

G 8 Conditions

ZipCPU supports eight conditions:

Code	Meaning	CC Bits	Usage
3'b000	(Always)		
3'b001	.LT	Ν	A < B (signed)
3'b010	.Z	Ζ	A = B
3'b011	.NZ	!Z	$A \neq B$
3'b100	.GT	(!N)&(!Z)	A > B (signed)
3'b101	.GE	(!N)	$A \ge B$ (signed)
3'b110	.C	\mathbf{C}	A < B (unsigned)
3'b111	.V	V	On overflow

Any instruction can be executed conditionally

Function Calls

There are no subroutine OpCodes (JSR, JAL, JALR, etc.)

- Such instructions require two writes to the register set: one to store the PC, one to set the PC
- Solution: Function calls just take an extra instruction MOV return_lbl(PC),R0 ; This is the link instruction BRA subroutine ; Implemented as an ADD #x,PC return_lbl:
- Returns are simply indirect jumps

JMP R0 ; Indirect branches cost 6-cycles
 ; Implemented as a MOV R0,PC

GI

Interrupts

Traditionally, on an interrupt, most CPUs automatically:

- 1. PUSH CC
- 2. PUSH PC
- 3. LOD ITBL[INT],PC

__attribute((interrupt,N))___

void ISRN(void) {

// Save user context/stack
// Special purpose interrupt processing
// Restore user context/stack
// GCC ends this with an IRET instruction
}

void (*ITBL)[] = { ..., ISRN, ... };

Interrupts

1. PUSH CC

2. PUSH PC

||

3. LOD ITBL[INT],PC

This requires extra CPU logic to support: special purpose instructions and registers may be required.

__attribute((interrupt, N))___
void ISRN(void) {

ISR coding can be a real challenge to program for, and traditionally requires hand-optimized assembly.

void (*ITBL)[] = { ..., ISRN, ... };

G]

Interrupts

ZipCPU's approach to interrupts is . . . different:

- Only one interrupt line to the CPU
- No interrupt vectors, tables or "handler" functions
- ZipCPU just switches from user to supervisor mode

G Basic Enhancements

• Pipelined memory access

Recovers some of the missing data cache performance

- Early Branching
- 14'bit packed OpCodes (VLIW)
- *Future* VLIW triple operand decoder, one cycle instruction
 - ADD Ra,Rb,Rc becomes MOV Ra,Rc | ADD Rb,Rc
 - SUB Ra, Rb, Rc becomes MOV Rb, Rc | SUB Ra, Rc
 - SUBR Ra, Rb, Rc becomes MOV Ra, Rc | SUB Rb, Rc
- *Future* MMU and data–cache
- *Future* FPU

G Pipelined Memory

Without pipelining:



Best case transfer time: 3N clocks

G Pipelined Memory

With pipelining:



Best case transfer time: N + 2 clocks

ZipCPU supports pipelined LOD and STO instructions

G Pipelined Memory

To use the pipelined wishbone mode from a ZipCPU instruction:

- Requires adjacent instructions
 - All must be either LODs or STOs
 - All must use the same base address register
 - All must have the same, or a more specific, condition
 - Have incrementing (or identical) immediate offsets
- Example: Stack frame set up

SUB 3,SP ; Allocate stack space
STO R0,(SP) ; First offset is zero, avoids a stall
STO R1,1(SP) ; Second STO costs only one more clock
STO R2,2(SP) ; One more clock here



Instruction cost: 6 clocks

Without special logic, branches cost a full pipeline stall



Instruction cost: 2 clocks

Early branching allows early detection of branch instructions, before the whole pipeline needs to be cleared.

Early Branching

• Three early branching instructions supported

LDI #x,PC 2-cycles ADD #x,PC (BRA) 2-cycles

LOD (PC),PC (LJMP) 3-cycles

LJMP was an afterthought to support linking

- LDI #x,PC is hardly ever used
 - The address must fit inside 23-bits (signed)
 - The decision of which instruction (LDI vs LJMP) is made before the absolute address is known Perhaps I should recover this unused logic ...

G<u>]</u>

Benchmark

- We'll use the Dhrystone benchmark
 - It's public domain, and doesn't require floating point
- GCC compiled code
- Hand optimized assembly for the library routines:

- strcmp(), strcpy(), memcpy()

- Memory structure
 - All memory placed in block RAM (8kW on S6LX25)
 - 1kW I-Cache for CPU (when pipelined)
 - No data cache (that's gonna hurt)
- Accomplished via a XuLA2-LX25 SoC Verilator simulation
- Formula: DMIPS/MHz = $10^6 \cdot N/cycles/1757$

GT

Performance

I Periormance						
Configuration	6-LUTs	ALUTS	CPU LUTs	DMIPS/MHz		
S6SoC (w/CPU, no pipelining)	2345					
XuLA2 SoC, No CPU, Base System	2446					
CPU (no-pipeline, w/ debug)	3725	1286	[1286]			
Multiply	3965	233	[1519]	0.128		
CPU (Pipelined, 1kW I-Cache)	4383	418	[1937]	0.465		
Pipe Memory	4543	160	[2097]	0.613		
Early Branching	4541	-2	[2095]	0.687		
Divide (Optimized out of Dhrystone Benchmark)	4905	364	[2459]			
VLIW	5030	125	[2584]			
ZipSystem on XuLA2 board						
Basic (2x PIC, 3x timers, 2x watchdogs, jiffies)	5615	585	[3169]	0.683		
8x Performance Counters	6232	617	[3786]			
DMA	6882	650	[4436]	0.744		
XuLA2 Full up SoC (includes SD)	7372	490	[4926]			

G]

vs OpenRISC

DMIPS/MHz	CPU
0.74	ZipCPU
0.97	OpenRISC
	Why does OpenRISC score higher? Because Dhrys-
	tone requires byte-wise string operations, and newlib
	optimizes the strcpy, strcmp, and memmove functions
	to operate on 4-bytes (32-bits) at a time when possi-
	ble/aligned.
	If we could pack the characters strings in the test, the
	ZipCPU score would improve:
0.95	ZipCPU (Modified Dhrystone for packed strings)

 \mathcal{M}

Gl How'd we do?

Did we build a simplified,

• Simplified wishbone, instruction set, interrupt processing

open source,

• GNU General Public License (GPL), v3.0

low-area

• 1300-2600 LUTs

soft-core CPU? Yes! The Z-J

Try it at: https://github.com/ZipCPU/zipcpu or http://opencores.org/project,zipcpu



G Missing Conditions

Four common conditions are missing

Missing Condition			Replacement	
LTE	$A \le N + B$	CMP $N+{ m Rb}$, ${ m Ra}/{ m OP}.{ m LTE}$	CMP - $N{+}{ t Ra}$, ${ t Rb}$	/OP.GE
LEU	$A \le N + B \ (\mathrm{U})$	CMP $N+{ m Rb}$, ${ m Ra}/{ m OP.LEU}$	CMP $1{+}N{+}Rb$,Ra	/OP.C
GEU	$A \ge N + B \ (\mathrm{U})$	CMP $N+{ m Rb}$, ${ m Ra}/{ m OP.GEU}$	CMP $1\text{-}N\text{+} ext{Ra}, ext{Rb}$	/OP.C
GTU	A > N + B (U)	CMP $N+{ m Rb}$, ${ m Ra}/{ m OP.GTU}$	CMP - $N+$ Ra,Rb	/OP.C

Only one problem: what if the replacements overflow?

GI VLIW Instructions



VLIW instructions pack two instructions into one word, at the cost of a smaller immediate range.

Function Calls

GCC doesn't optimize function calls very well:

MOV return_lbl(PC),R0 ; Not somewhere_else?
LJMP subroutine

return_lbl:

BRA somewhere_else

Neither does it optimize the returns well:

BRA.x subroutine_complete ; Not JMP.x RO?
...
subroutine_complete:
JMP RO

G Branch Prediction

The ZipCPU has no branch prediction logic.

- Branch prediction can be done statically by the compiler
- Normal: conditional branch costs 6 cycles, exit costs one
 loop:
 - ; Work
 - BZ loop ; Suffers a full pipeline stall if taken
- Optimized: branch costs 3 cycles, exit costs 6

loop:

- ; Work
- BNZ skip ; Full pipeline stall if taken
- BRA loop ; Exploits early branching

skip:

Gľ

Peripherals

- QSPI Flash controller
- Nearly internal
 - Interrupt controller
 - Timers, Counters, Jiffies, Watchdog timer, bus watchdog
 - Direct Memory Access (DMA) Controller
- SDRAM controller (DDR3 work in progress)
- UART, GPIO, PWM, FMTX Hack, Real-Time Clock
- GPS NMEA processor, internal timestamp generator
- SD card interface (SPI only, SDIO work pending)
- OLEDrgb interface
- Ethernet (MII interface)

G

Challenges

- Lack of byte and halfword instructions
 - This is slowing down the newlib port
- Lack of data cache
 - This may be slowing down our overall performance
 - The pipelined memory accesses are mitigating this nicely, though
- Lack of an MMU (MMU is now built, and in test)
 - This prevents the implementation of a proper O/S
 - It also permits rogue programs access to system memory and peripherals

Performance

	FPGA:	Spartan 6, LX4
Comod States and States	Clock:	80 MHz
BUUUUUUUUUU	CPU:	Not pipelined
Dirilont Inc	LUTs:	2,345/2,400 (98%)
CMod S6 Board	RAM:	4 kW
UNIOU DU DUAIU	Flash:	4 MW

Other Peripherals: Serial port, PWM audio controller, GPIO, keypad, 2-line display, and more.Operating System: Supports a small, preemptive multi-tasking, pipe based Operating System, the ZipOS.

Performance



FPGA:	Spartan 6,	LX25
Clock:	80	MHz
CPU:	All optio	ns on
LUTs: 7	7,372/15,032 ((49%)
RAM:	8	kW
Flash:	256	kW
SDRAM	: 8	MW

Other Peripherals: Serial port, PWM audio controller, Flash, SDRAM, SD Card controller, RTC clock, ICAPE, GPIO, and more.

GI ISA Lessons Learned

- ISAs should be designed with compiling/linking in mind
 - Instructions that the compiler doesn't understand or expect won't get used. (TEST, CMP.x, ROL, POPC)
 ROL and POPC are ripe for repurposing.
 - The linker needs relocatable JMP and LDI instructions
 1. LOD (PC), PC; Addr, also known as long jump (LJMP)
 2. BREV #x,Ra; LDILO #x,Ra, created from LDI #x,Ra
- GCC reverses branch conditions arbitrarily and at will
- Many programs depend upon 8-bit bytes

GI_

Lessons Learned

- Fast ≠ small LUT count
 LUTs can be used to purchase speed.
- Von Neumann turns a single memory interface a bottle neck
 The Instruction cache mitigates this problem
- Interrupt handling, though different, is actually quite simple
- BUSERR and ILLegal instruction detection are *necessary* These are marked as optional within the code base
- S/W pipeline scheduling (delayed branching) gets in the way of interrupt handling and debugger step execution
- MOV Rx, Rx is not a NOOP, as it might stall waiting for Rx

G]

Future

- Memory Mangement Unit, integrating caches
 - Integrated Data cache
 - Integrated (somehow) with the Instruction cache
- Floating Point Unit
 - Will handle 32–bit, single precision floats only
- More peripherals
 - Arty's Ethernet
 - DDR3 SDRAM controller, 128–bits/5ns
 - SDIO SD card controller
 - OLEDrgb interface
- Continued work on the ZipOS