OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] [light8080/] [trunk/] [verilog/] [sim/] - Rev 90

Rev

Changes | View Log | RSS feed

Last modification

  • Rev 66 2012-03-03 17:58:06 GMT
  • Author: motilito
  • Log message:
    Adding interrupt example code to the Verilog implementation. An interrupt controller was added to the sample SOC module and a sample code was added to the "hello.c" example code.
Path Last modification Log RSS feed
[FOLDER] light8080/ 90  3752d 16h motilito View Log RSS feed
[NODE][FOLDER] branches/ 31  5975d 08h root View Log RSS feed
[NODE][FOLDER] tags/ 31  5975d 08h root View Log RSS feed
[NODE][FOLDER] trunk/ 90  3752d 16h motilito View Log RSS feed
[NODE][NODE][FOLDER] c/ 68  4869d 14h motilito View Log RSS feed
[NODE][NODE][FOLDER] doc/ 89  4801d 14h ja_rd View Log RSS feed
[NODE][NODE][FOLDER] sim/ 86  4841d 12h ja_rd View Log RSS feed
[NODE][NODE][FOLDER] sw/ 87  4841d 11h ja_rd View Log RSS feed
[NODE][NODE][FOLDER] synthesis/ 46  5844d 04h ja_rd View Log RSS feed
[NODE][NODE][FOLDER] tools/ 90  3752d 16h motilito View Log RSS feed
[NODE][NODE][FOLDER] ucode/ 64  4905d 22h ja_rd View Log RSS feed
[NODE][NODE][FOLDER] util/ 64  4905d 22h ja_rd View Log RSS feed
[NODE][NODE][FOLDER] verilog/ 90  3752d 16h motilito View Log RSS feed
[NODE][NODE][NODE][FOLDER] bench/ 66  4885d 15h motilito View Log RSS feed
[NODE][NODE][NODE][FOLDER] rtl/ 88  4828d 18h motilito View Log RSS feed
[NODE][NODE][NODE][FOLDER] sim/ 66  4885d 15h motilito View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] icarus/ 66  4885d 15h motilito View Log RSS feed
[NODE][NODE][NODE][FOLDER] syn/ 90  3752d 16h motilito View Log RSS feed
[NODE][NODE][FOLDER] vhdl/ 85  4841d 12h ja_rd View Log RSS feed
[NODE][FOLDER] web_uploads/ 33  5974d 19h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.