OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] - Rev 99

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 99 2011-09-12 09:30:45 GMT
  • Author: rfajardo
  • Log message:
    backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 99  3227d 16h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  3951d 15h root View Log RSS feed
[NODE][FOLDER] tags/ 42  3408d 11h rfajardo View Log RSS feed
[NODE][FOLDER] trunk/ 99  3227d 16h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 99  3227d 16h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 71  3352d 15h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 49  3401d 11h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] prj/ 97  3227d 16h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 88  3233d 08h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 85  3233d 10h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 80  3251d 14h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] syn/ 98  3227d 16h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] utils/ 83  3245d 16h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.