OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] - Rev 7

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 7 2009-10-02 15:56:44 GMT
  • Author: rfajardo
  • Log message:
    Some changes:
    -wb_cabs removed from minsoc_top.v and minsoc_tc_top.v
    -added reset polarity control to minsoc_defines.v through:
    -POSITIVE_RESET
    -NEGATIVE_RESET
    -minsoc_onchip_ram_top.v does not use
    minsoc_onchip_ram.v oe signals (output enable) anymore,
    which are implemented as tristate buffers. Now
    minsoc_onchip_ram_top.v has a generated MUX, which
    has an arbitrary number of inputs and 1 output.
    Input are the internal output of the onchip_rams,
    output the wb_dat_o.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 7  5489d 18h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  5504d 00h root View Log RSS feed
[NODE][FOLDER] tags/ 1  5504d 00h root View Log RSS feed
[NODE][FOLDER] trunk/ 7  5489d 18h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 2  5503d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 7  5489d 18h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 7  5489d 18h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 6  5494d 01h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 7  5489d 18h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 2  5503d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 2  5503d 22h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.