OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] [verilog/] - Rev 11

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 11 2009-10-23 14:49:17 GMT
  • Author: rfajardo
  • Log message:
    External interrupt processing was being run multiple times because:
    -external level interrupts have to be cleared
    -internal interrupt status register has to be cleared
    Since internal interrupt status register was being cleared before external level interrupts clearance, these internal interrupt status was being overwritten inbetween.

    Solution:
    -move status register reset to end of interrupt handler instead of beginning.

    Testbench signal uart_srx initialized now.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 11  3942d 03h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  3977d 08h root View Log RSS feed
[NODE][FOLDER] tags/ 1  3977d 08h root View Log RSS feed
[NODE][FOLDER] trunk/ 11  3942d 03h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 2  3977d 06h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 11  3942d 03h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] verilog/ 11  3942d 03h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] sim_lib/ 10  3956d 03h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FOLDER] vpi/ 4  3973d 08h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] eth_phy.v 2  3977d 06h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] eth_phy_defines.v 2  3977d 06h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_bench.v 11  3942d 03h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_bench_defines.v 7  3963d 02h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] minsoc_memory_model.v 2  3977d 06h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] tb_eth_defines.v 2  3977d 06h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 6  3967d 09h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 7  3963d 02h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 10  3956d 03h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 11  3942d 03h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.