OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [sim/] [run/] - Rev 34

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 34 2010-10-15 14:35:25 GMT
  • Author: rfajardo
  • Log message:
    start_server changed: '-t' option of adv_jtag_bridge for vpi connection on simulation removed. or1200_v3 will not pass on CPU self test.

    FAQ completed with asked questions since Februrary 2010.

    INSTALL informs bsdl files only have to be copied to home directory for Xilinx devices.

    synthesis_examples title includes Minimal OpenRISC System on Chip.
Path Last modification Log RSS feed
[FOLDER] minsoc/ 34  3703d 21h rfajardo View Log RSS feed
[NODE][FOLDER] branches/ 1  4096d 01h root View Log RSS feed
[NODE][FOLDER] tags/ 1  4096d 01h root View Log RSS feed
[NODE][FOLDER] trunk/ 34  3703d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] backend/ 15  4041d 18h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] bench/ 28  3866d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] doc/ 34  3703d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 33  3711d 22h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sim/ 34  3703d 21h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] bin/ 31  3781d 03h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] results/ 2  4096d 00h rfajardo View Log RSS feed
[NODE][NODE][NODE][FOLDER] run/ 34  3703d 21h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] generate_bench 30  3824d 01h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] run_bench 30  3824d 01h rfajardo View Log RSS feed
[NODE][NODE][NODE][NODE][FILE] start_server 34  3703d 21h rfajardo View Log RSS feed
[NODE][NODE][FOLDER] sw/ 11  4060d 21h rfajardo View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.