OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] - Rev 71

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 71 2013-03-06 15:27:23 GMT
  • Author: JonasDC
  • Log message:
    added synthesis report for altera and xilinx for the new ram.
    added coregen sources for xilinx for primitive RAM
Path Last modification Log RSS feed
[FOLDER] mod_sim_exp/ 71  3446d 06h JonasDC View Log RSS feed
[NODE][FOLDER] branches/ 68  3446d 09h JonasDC View Log RSS feed
[NODE][FOLDER] tags/ 49  3473d 03h JonasDC View Log RSS feed
[NODE][FOLDER] trunk/ 71  3446d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] bench/ 70  3446d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] doc/ 47  3541d 08h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 69  3446d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sim/ 70  3446d 06h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] sw/ 29  3566d 01h JonasDC View Log RSS feed
[NODE][NODE][FOLDER] syn/ 71  3446d 06h JonasDC View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.