URL
https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk
Subversion Repositories mod_sim_exp
[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] - Rev 6
Go to most recent revision | Changes | View Log | RSS feed
Last modification
- Rev 6 2012-10-23 10:48:35 GMT
- Author: JonasDC
- Log message:
- Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation
added descriptive comments