OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] - Rev 167

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 167 2013-09-18 01:42:00 GMT
  • Author: jshamlet
  • Log message:
    Updated CPU model; Pipelined ALU control signals to improve fMAX, corrected issue with interrupt controller priority not being obeyed, fixed bug in auto-indexing instructions where the upper register wasn't being properly incremented, cleaned up code to make the processor model easier to follow.
    Added several useful modules that use the Open8 bus.
Path Last modification Log RSS feed
[FOLDER] open8_urisc/ 167  4554d 14h jshamlet View Log RSS feed
[NODE][FOLDER] branches/ 4  6207d 13h root View Log RSS feed
[NODE][FOLDER] tags/ 4  6207d 13h root View Log RSS feed
[NODE][FOLDER] trunk/ 167  4554d 14h jshamlet View Log RSS feed
[NODE][FOLDER] web_uploads/ 6  6207d 01h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.