OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc/] [trunk/] - Rev 244

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 244 2020-05-20 22:10:07 GMT
  • Author: jshamlet
  • Log message:
    Added two new generics to the CPU model. The first is a supervisory mode that disables the STP PSR_I instruction. This prevents errant code execution from setting the I bit, and disabling any subsequent memory protection logic. The second allows the default state of the I bit to be set at startup. If set true, initialization code will run with the I bit set, allowing it to bypass memory protection.

    Also modified the RAM models to include write mask logic, where the mask register is write-protected by the I bit in the CPU. When enabled, the models will prevent code from writing to memory regions which do not have their mask bits set. The upshot is that code can effectively "write protect" the RAM - which is useful for multitasking applications.

    Also, most modules have been updated with write qualification inputs, allowing a similar scheme to be used for I/O, though not as elegantly. I use a register module, whose own write qual line is attached to the external copy of the I bit as an I/O write protect register.

    Lastly, added a new externally triggered timer, which can generate pulses with programmable delays and widths, and which can interrupt on either the input trigger, the output rising edge, or output falling edge. The time base can be either the internal microsecond tick signal, or an external clock.
Path Last modification Log RSS feed
[FOLDER] open8_urisc/ 244  1665d 04h jshamlet View Log RSS feed
[NODE][FOLDER] branches/ 4  5755d 00h root View Log RSS feed
[NODE][FOLDER] tags/ 4  5755d 00h root View Log RSS feed
[NODE][FOLDER] trunk/ 244  1665d 04h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] Documents/ 241  1677d 03h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] gnu/ 179  1750d 03h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] Open8 Tools/ 178  1750d 04h jshamlet View Log RSS feed
[NODE][NODE][FOLDER] VHDL/ 244  1665d 04h jshamlet View Log RSS feed
[NODE][NODE][FILE] Sample Projects.zip 240  1679d 07h jshamlet View Log RSS feed
[NODE][FOLDER] web_uploads/ 6  5754d 12h root View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.