OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] - Rev 3

Rev

Go to most recent revision | Changes | View Log | RSS feed

Last modification

  • Rev 3 2015-07-27 14:45:57 GMT
  • Author: dgisselq
  • Log message:
    Rebuilt the pipefetch (instruction fetch/cache module) so that it will
    let go of the bus if the memory unit wants it to execute an instruction.
    Pipefetch will then grab the bus back whtn the memory unit is done, so things
    otherwise continue as they were before.

    Other tweaks were made to try to reduce code complexity.
Path Last modification Log RSS feed
[FOLDER] zipcpu/ 3  2485d 09h dgisselq View Log RSS feed
[NODE][FOLDER] branches/ 1  2486d 08h root View Log RSS feed
[NODE][FOLDER] tags/ 1  2486d 08h root View Log RSS feed
[NODE][FOLDER] trunk/ 3  2485d 09h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] bench/ 2  2486d 02h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] doc/ 2  2486d 02h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] rtl/ 3  2485d 09h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] aux/ 2  2486d 02h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] core/ 3  2485d 09h dgisselq View Log RSS feed
[NODE][NODE][NODE][FOLDER] peripherals/ 2  2486d 02h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] Makefile 2  2486d 02h dgisselq View Log RSS feed
[NODE][NODE][NODE][FILE] zipsystem.v 3  2485d 09h dgisselq View Log RSS feed
[NODE][NODE][FOLDER] sw/ 2  2486d 02h dgisselq View Log RSS feed

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.