OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [hello-uart_v1_0] - Rev 1177

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1177 more informative output phoenix 7748d 09h /or1k/tags/hello-uart_v1_0
1176 Added comments. damonb 7749d 00h /or1k/tags/hello-uart_v1_0
1174 fix for immu exceptions that never should have happened phoenix 7750d 04h /or1k/tags/hello-uart_v1_0
1170 Added support for l.addc instruction. csanchez 7758d 08h /or1k/tags/hello-uart_v1_0
1169 Added support for l.addc instruction. csanchez 7758d 09h /or1k/tags/hello-uart_v1_0
1168 Added explicit alignment expressions. csanchez 7763d 19h /or1k/tags/hello-uart_v1_0
1167 Corrected offset of TSS field within task_struct. csanchez 7763d 19h /or1k/tags/hello-uart_v1_0
1166 Fixed problem with relocations of non-allocated sections. csanchez 7763d 19h /or1k/tags/hello-uart_v1_0
1165 timeout bug fixed; contribution by Carlos markom 7780d 12h /or1k/tags/hello-uart_v1_0
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7784d 01h /or1k/tags/hello-uart_v1_0
1160 added missing .rodata.* section into rom linker script phoenix 7815d 01h /or1k/tags/hello-uart_v1_0
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7827d 04h /or1k/tags/hello-uart_v1_0
1158 Added simple uart test case. lampret 7828d 05h /or1k/tags/hello-uart_v1_0
1157 Added syscall test case. lampret 7828d 06h /or1k/tags/hello-uart_v1_0
1156 Tick timer test case added. lampret 7829d 02h /or1k/tags/hello-uart_v1_0
1155 No functional change. Only added customization for exception vectors. lampret 7830d 06h /or1k/tags/hello-uart_v1_0
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7837d 21h /or1k/tags/hello-uart_v1_0
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7838d 08h /or1k/tags/hello-uart_v1_0
1152 *** empty log message *** phoenix 7838d 12h /or1k/tags/hello-uart_v1_0
1151 *** empty log message *** phoenix 7838d 12h /or1k/tags/hello-uart_v1_0
1150 remove unneded include phoenix 7838d 13h /or1k/tags/hello-uart_v1_0
1149 *** empty log message *** phoenix 7839d 01h /or1k/tags/hello-uart_v1_0
1148 *** empty log message *** phoenix 7839d 01h /or1k/tags/hello-uart_v1_0
1147 remove unneeded include phoenix 7839d 01h /or1k/tags/hello-uart_v1_0
1146 cygwin fix phoenix 7839d 01h /or1k/tags/hello-uart_v1_0
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.
sfurman 7839d 02h /or1k/tags/hello-uart_v1_0
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7841d 08h /or1k/tags/hello-uart_v1_0
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7841d 22h /or1k/tags/hello-uart_v1_0
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7841d 22h /or1k/tags/hello-uart_v1_0
1141 WB = 1/2 RISC clock test code enabled. lampret 7843d 07h /or1k/tags/hello-uart_v1_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.