OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1] - Rev 817

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
817 Code cleaned. simons 8203d 17h /or1k/tags/rel_1
816 memory/flash copy/boot; default src_addr; dhry added; memmove added; tftp.c moved to load.c markom 8203d 18h /or1k/tags/rel_1
815 Elf support added. simons 8204d 07h /or1k/tags/rel_1
814 flash driver added markom 8204d 14h /or1k/tags/rel_1
813 elf support added markom 8204d 15h /or1k/tags/rel_1
812 new number parsing, ip parsing markom 8204d 15h /or1k/tags/rel_1
810 This commit was generated by cvs2svn to compensate for changes in r809,
which included commits to RCS files with non-trunk default branches.		 simons 8204d 18h /or1k/tags/rel_1
808 Elf support added. simons 8204d 18h /or1k/tags/rel_1
807 sched files moved to support dir markom 8205d 21h /or1k/tags/rel_1
806 uart now partially uses scheduler markom 8205d 21h /or1k/tags/rel_1
805 kbd, fb, vga devices now uses scheduler markom 8205d 21h /or1k/tags/rel_1
804 memory regions can now overlap with MC -- not according to MC spec markom 8206d 15h /or1k/tags/rel_1
803 Free irq handler fixed. simons 8209d 08h /or1k/tags/rel_1
802 Cache and tick timer tests fixed. simons 8210d 19h /or1k/tags/rel_1
801 l.muli instruction added markom 8212d 15h /or1k/tags/rel_1
800 Bug fixed. simons 8213d 13h /or1k/tags/rel_1
799 Wrapping around 512k boundary to simulate real hw. simons 8217d 06h /or1k/tags/rel_1
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8217d 06h /or1k/tags/rel_1
797 Changed hardcoded address for fake MC to use a define. lampret 8217d 07h /or1k/tags/rel_1
796 Removed unused ports wb_clki and wb_rst_i lampret 8217d 07h /or1k/tags/rel_1
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8217d 12h /or1k/tags/rel_1
794 Added again just recently removed full_case directive lampret 8217d 12h /or1k/tags/rel_1
793 Added synthesis off/on for timescale.v included file. lampret 8217d 12h /or1k/tags/rel_1
792 Fixed port names that changed. lampret 8217d 12h /or1k/tags/rel_1
791 Fixed some ports in instnatiations that were removed from the modules lampret 8217d 12h /or1k/tags/rel_1
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8217d 12h /or1k/tags/rel_1
789 Added response from memory controller (addr 0x60000000) lampret 8217d 12h /or1k/tags/rel_1
788 Some of the warnings fixed. lampret 8217d 13h /or1k/tags/rel_1
787 Added romfs.tgz lampret 8218d 07h /or1k/tags/rel_1
786 Moved UCF constraint file to the backend directory. lampret 8218d 07h /or1k/tags/rel_1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.