OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 433

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
413 Fixed to combined bug in the assembler and linker. jeremybennett 5074d 02h /openrisc/trunk/
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5075d 19h /openrisc/trunk/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 5076d 06h /openrisc/trunk/
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 5077d 06h /openrisc/trunk/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5077d 06h /openrisc/trunk/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5077d 19h /openrisc/trunk/
407 Update or1ksim version in toolchain script to rc2 julius 5077d 21h /openrisc/trunk/
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 5077d 22h /openrisc/trunk/
405 ORPmon updates - ethernet driver updates julius 5078d 02h /openrisc/trunk/
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 5078d 02h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.