OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] - Rev 368

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5475d 04h /openrisc/trunk/orpsocv2/rtl/verilog/
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5493d 22h /openrisc/trunk/orpsocv2/rtl/verilog/
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5509d 09h /openrisc/trunk/orpsocv2/rtl/verilog/
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5545d 09h /openrisc/trunk/orpsocv2/rtl/verilog/
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5569d 06h /openrisc/trunk/orpsocv2/rtl/verilog/
41 Update to or1k top julius 5588d 04h /openrisc/trunk/orpsocv2/rtl/verilog/
6 Checking in ORPSoCv2 julius 5607d 21h /openrisc/trunk/orpsocv2/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.