OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_WB_B3/] [rtl/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 8032d 19h /pci/tags/rel_WB_B3/rtl/
58 Removed all logic from asynchronous reset network mihad 8037d 19h /pci/tags/rel_WB_B3/rtl/
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 8038d 01h /pci/tags/rel_WB_B3/rtl/
56 Number of state bits define was removed mihad 8038d 16h /pci/tags/rel_WB_B3/rtl/
55 Changed state machine encoding to true one-hot mihad 8038d 17h /pci/tags/rel_WB_B3/rtl/
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 8071d 22h /pci/tags/rel_WB_B3/rtl/
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 8072d 02h /pci/tags/rel_WB_B3/rtl/
50 Got rid of undef directives mihad 8074d 18h /pci/tags/rel_WB_B3/rtl/
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8074d 18h /pci/tags/rel_WB_B3/rtl/
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8074d 18h /pci/tags/rel_WB_B3/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.