OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [tags/] [eco32-0.25/] - Rev 84

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 monitor: bad address register added hellwig 3861d 22h /eco32/tags/eco32-0.25
83 simulator: individual help messages hellwig 3862d 11h /eco32/tags/eco32-0.25
82 simulator: change command @ -> #, better help for commands hellwig 3862d 12h /eco32/tags/eco32-0.25
81 hardware: cpu now has a bad address register hellwig 3862d 21h /eco32/tags/eco32-0.25
80 hwtests/xcptest now tests the bad address register too hellwig 3862d 22h /eco32/tags/eco32-0.25
79 hwtests (kbd): second timer added hellwig 3863d 13h /eco32/tags/eco32-0.25
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3864d 16h /eco32/tags/eco32-0.25
77 hardware: ucf file re-formatted hellwig 3865d 19h /eco32/tags/eco32-0.25
76 AUTHORS update hellwig 3866d 11h /eco32/tags/eco32-0.25
75 hardware: cpu now equal to port-15 hellwig 3866d 11h /eco32/tags/eco32-0.25
74 when simulating the system include a console hellwig 3866d 16h /eco32/tags/eco32-0.25
73 use xess monitor when simulating the system hellwig 3866d 16h /eco32/tags/eco32-0.25
72 simulator: IRQ 0-3 explanation changed hellwig 3866d 19h /eco32/tags/eco32-0.25
71 simulator: IRQ 15 explanation added hellwig 3866d 19h /eco32/tags/eco32-0.25
70 hardware: two timers hellwig 3867d 11h /eco32/tags/eco32-0.25
69 hardware: timer counts clock cycles, counter is readable hellwig 3867d 14h /eco32/tags/eco32-0.25
68 hardware: timer now equal to port-15 hellwig 3867d 18h /eco32/tags/eco32-0.25
67 fpga implementation update hellwig 3867d 21h /eco32/tags/eco32-0.25
66 bin2exo: no S0 header any longer hellwig 3868d 14h /eco32/tags/eco32-0.25
65 xess monitor update hellwig 3868d 16h /eco32/tags/eco32-0.25

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.