OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1072

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1072 Added me ;-) rprescott 8007d 11h /or1k/tags/stable_0_2_0_rc1
1070 Channels (fd,file,xterm) first import rprescott 8007d 12h /or1k/tags/stable_0_2_0_rc1
1069 Signal scanb_eni renamed to scanb_en mohor 8008d 07h /or1k/tags/stable_0_2_0_rc1
1068 Minimum packet length cheching changed to present the real hw. simons 8009d 05h /or1k/tags/stable_0_2_0_rc1
1067 Changed main structure. rherveille 8011d 20h /or1k/tags/stable_0_2_0_rc1
1066 readme updated markom 8011d 20h /or1k/tags/stable_0_2_0_rc1
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.		 rherveille 8014d 17h /or1k/tags/stable_0_2_0_rc1
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 8015d 10h /or1k/tags/stable_0_2_0_rc1
1062 few cuc bugs fixed markom 8021d 19h /or1k/tags/stable_0_2_0_rc1
1061 ELF sym loading improved markom 8022d 16h /or1k/tags/stable_0_2_0_rc1
1060 cuc sw loading bug fixed markom 8035d 15h /or1k/tags/stable_0_2_0_rc1
1059 several cuc bugs fixed; different verilog cuc file naming markom 8035d 15h /or1k/tags/stable_0_2_0_rc1
1058 Different memory controller. simons 8046d 09h /or1k/tags/stable_0_2_0_rc1
1057 Different memory controller. simons 8046d 09h /or1k/tags/stable_0_2_0_rc1
1055 Removed obsolete comment. lampret 8047d 03h /or1k/tags/stable_0_2_0_rc1
1054 Fixed a combinational loop. lampret 8047d 03h /or1k/tags/stable_0_2_0_rc1
1053 Disabled cache inhibit atttribute. lampret 8047d 03h /or1k/tags/stable_0_2_0_rc1
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 8047d 03h /or1k/tags/stable_0_2_0_rc1
1051 HUGE VOODOO BUG FIXED ivang 8049d 11h /or1k/tags/stable_0_2_0_rc1
1050 Added help for "breaks" command. ivang 8049d 13h /or1k/tags/stable_0_2_0_rc1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.