OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [trunk/] [rtl/] [verilog/] [uart_regs.v] - Rev 105

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 Timeout interrupt should be generated only when there is at least ony
character in the fifo.		 igorm 7249d 12h /uart16550/trunk/rtl/verilog/uart_regs.v
99 Added synchronizer flops for RX input. tadejm 7434d 09h /uart16550/trunk/rtl/verilog/uart_regs.v
87 This fixes errors in some cases when data is being read and put to the FIFO at the same time. Patch is submitted by Scott Furman. Update is very recommended. gorban 7779d 05h /uart16550/trunk/rtl/verilog/uart_regs.v
84 The uart_defines.v file is included again in sources. gorban 8096d 00h /uart16550/trunk/rtl/verilog/uart_regs.v
79 Bug Fixes:
* Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
Problem reported by Kenny.Tung.
* Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.

Improvements:
* Made FIFO's as general inferrable memory where possible.
So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
This saves about 1/3 of the Slice count and reduces P&R and synthesis times.

* Added optional baudrate output (baud_o).
This is identical to BAUDOUT* signal on 16550 chip.
It outputs 16xbit_clock_rate - the divided clock.
It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.		 gorban 8102d 22h /uart16550/trunk/rtl/verilog/uart_regs.v
68 lsr[7] was not showing overrun errors. mohor 8310d 08h /uart16550/trunk/rtl/verilog/uart_regs.v
66 rx push changed to be only one cycle wide. mohor 8317d 08h /uart16550/trunk/rtl/verilog/uart_regs.v
64 Warnings cleared. mohor 8318d 13h /uart16550/trunk/rtl/verilog/uart_regs.v
63 Synplicity was having troubles with the comment. mohor 8318d 14h /uart16550/trunk/rtl/verilog/uart_regs.v
60 Things related to msr register changed. After THRE IRQ occurs, and one
character is written to the transmit fifo, the detection of the THRE bit in the
LSR is delayed for one character time.		 mohor 8320d 11h /uart16550/trunk/rtl/verilog/uart_regs.v
59 MSR register fixed. mohor 8323d 08h /uart16550/trunk/rtl/verilog/uart_regs.v
58 After reset modem status register MSR should be reset. mohor 8323d 11h /uart16550/trunk/rtl/verilog/uart_regs.v
56 thre irq should be cleared only when being source of interrupt. mohor 8324d 11h /uart16550/trunk/rtl/verilog/uart_regs.v
54 LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo). mohor 8325d 12h /uart16550/trunk/rtl/verilog/uart_regs.v
52 Scratch register added gorban 8327d 01h /uart16550/trunk/rtl/verilog/uart_regs.v
50 Bug in LSR[0] is fixed.
All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.		 gorban 8331d 06h /uart16550/trunk/rtl/verilog/uart_regs.v
48 Updated specification documentation.
Added full 32-bit data bus interface, now as default.
Address is 5-bit wide in 32-bit data bus mode.
Added wb_sel_i input to the core. It's used in the 32-bit mode.
Added debug interface with two 32-bit read-only registers in 32-bit mode.
Bits 5 and 6 of LSR are now only cleared on TX FIFO write.
My small test bench is modified to work with 32-bit mode.		 gorban 8333d 23h /uart16550/trunk/rtl/verilog/uart_regs.v
47 Fixed: timeout and break didn't pay attention to current data format when counting time gorban 8339d 02h /uart16550/trunk/rtl/verilog/uart_regs.v
45 Lots of fixes:
Break condition wasn't handled correctly at all.
LSR bits could lose their values.
LSR value after reset was wrong.
Timing of THRE interrupt signal corrected.
LSR bit 0 timing corrected.		 gorban 8341d 00h /uart16550/trunk/rtl/verilog/uart_regs.v
44 fixed more typo bugs gorban 8354d 23h /uart16550/trunk/rtl/verilog/uart_regs.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.